增量二阶MASH11 σ - δ调制器的最优滤波

2011 18th IEEE International Conference on Electronics, Circuits, and Systems Pub Date : 2011-12-01 DOI:10.1109/ICECS.2011.6122258

Sylvain Maréchal, F. Krummenacher, M. Kayal

{"title":"增量二阶MASH11 σ - δ调制器的最优滤波","authors":"Sylvain Maréchal, F. Krummenacher, M. Kayal","doi":"10.1109/ICECS.2011.6122258","DOIUrl":null,"url":null,"abstract":"This paper describes an optimal filter design procedure for a cascaded sigma-delta modulator, starting with a block schematic of a second-order topology and deriving step by step the optimal decoder. The presented filter enhances the resolution of the MASH ADC. The obtained resolution is compared to the classic linear filter.","PeriodicalId":251525,"journal":{"name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Optimal filtering of an incremental second-order MASH11 sigma-delta modulator\",\"authors\":\"Sylvain Maréchal, F. Krummenacher, M. Kayal\",\"doi\":\"10.1109/ICECS.2011.6122258\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes an optimal filter design procedure for a cascaded sigma-delta modulator, starting with a block schematic of a second-order topology and deriving step by step the optimal decoder. The presented filter enhances the resolution of the MASH ADC. The obtained resolution is compared to the classic linear filter.\",\"PeriodicalId\":251525,\"journal\":{\"name\":\"2011 18th IEEE International Conference on Electronics, Circuits, and Systems\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 18th IEEE International Conference on Electronics, Circuits, and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS.2011.6122258\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2011.6122258","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

本文描述了级联sigma-delta调制器的最佳滤波器设计过程，从二阶拓扑的块原理图开始，逐步推导出最佳解码器。所提出的滤波器提高了MASH ADC的分辨率。得到的分辨率与经典线性滤波器进行了比较。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Optimal filtering of an incremental second-order MASH11 sigma-delta modulator

This paper describes an optimal filter design procedure for a cascaded sigma-delta modulator, starting with a block schematic of a second-order topology and deriving step by step the optimal decoder. The presented filter enhances the resolution of the MASH ADC. The obtained resolution is compared to the classic linear filter.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2011 18th IEEE International Conference on Electronics, Circuits, and Systems

自引率

0.00%

发文量