分数阶锁相环频率合成器

M. Stork, P. Kašpar
{"title":"分数阶锁相环频率合成器","authors":"M. Stork, P. Kašpar","doi":"10.1109/SCS.2003.1226965","DOIUrl":null,"url":null,"abstract":"The fractional frequency synthesizer is similar to the divide-by-N phase-locked loop (PLL) (divider in feedback path). However, the output frequency of the voltage-controlled oscillator (VCO) is not restricted to integral multiples of the reference signal only. Rather, it can also be locked to the fractional multiples, with the result of a substantial reduction of the frequency tuning step in the useful bandwidth of the PLL without reduction of its pass band. Consequently, these frequency synthesizers have both high frequency resolution and short settling time, two essential requirements for modern applications, for example, in modern radio sets. The major difficulties are spurious signals generated in fractional divider system. In this paper, the new fractional PLL frequency synthesizer with Σ-Δ modulator is described. A complete fractional PLL was simulated, constructed and measured.","PeriodicalId":375963,"journal":{"name":"Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on","volume":"46 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Fractional phase-locked loop frequency synthesizer\",\"authors\":\"M. Stork, P. Kašpar\",\"doi\":\"10.1109/SCS.2003.1226965\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The fractional frequency synthesizer is similar to the divide-by-N phase-locked loop (PLL) (divider in feedback path). However, the output frequency of the voltage-controlled oscillator (VCO) is not restricted to integral multiples of the reference signal only. Rather, it can also be locked to the fractional multiples, with the result of a substantial reduction of the frequency tuning step in the useful bandwidth of the PLL without reduction of its pass band. Consequently, these frequency synthesizers have both high frequency resolution and short settling time, two essential requirements for modern applications, for example, in modern radio sets. The major difficulties are spurious signals generated in fractional divider system. In this paper, the new fractional PLL frequency synthesizer with Σ-Δ modulator is described. A complete fractional PLL was simulated, constructed and measured.\",\"PeriodicalId\":375963,\"journal\":{\"name\":\"Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on\",\"volume\":\"46 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-07-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SCS.2003.1226965\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SCS.2003.1226965","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

分数频率合成器类似于分n锁相环(反馈路径中的分频器)。然而,压控振荡器(VCO)的输出频率并不局限于参考信号的整数倍。相反,它也可以被锁定到分数倍,其结果是在锁相环的有用带宽中大幅度减少了频率调谐步骤,而不减少其通频带。因此,这些频率合成器具有高频率分辨率和短的稳定时间,这是现代应用的两个基本要求,例如,在现代收音机中。分数分法器系统的主要难点是产生杂散信号。本文介绍了一种新型的Σ-Δ调制器分数阶锁相环频率合成器。模拟、构造和测量了一个完整的分数阶锁相环。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Fractional phase-locked loop frequency synthesizer
The fractional frequency synthesizer is similar to the divide-by-N phase-locked loop (PLL) (divider in feedback path). However, the output frequency of the voltage-controlled oscillator (VCO) is not restricted to integral multiples of the reference signal only. Rather, it can also be locked to the fractional multiples, with the result of a substantial reduction of the frequency tuning step in the useful bandwidth of the PLL without reduction of its pass band. Consequently, these frequency synthesizers have both high frequency resolution and short settling time, two essential requirements for modern applications, for example, in modern radio sets. The major difficulties are spurious signals generated in fractional divider system. In this paper, the new fractional PLL frequency synthesizer with Σ-Δ modulator is described. A complete fractional PLL was simulated, constructed and measured.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信