基于CPU-FPGA架构的软硬件协同设计:概述与评价

Said Agharass, M. Laaboubi, A. Saddik, R. Latif
{"title":"基于CPU-FPGA架构的软硬件协同设计:概述与评价","authors":"Said Agharass, M. Laaboubi, A. Saddik, R. Latif","doi":"10.1109/ICDATA52997.2021.00037","DOIUrl":null,"url":null,"abstract":"Hardware/software co-design (HSCD) is an essential part of the configuration flow of current electronic system-level (ESL) devices [1]. This paper shows an overview of the hardware/software co-design approach, which aims to study the algorithmic and temporal limitations to design a robust architecture that takes maximum advantage of the desired architecture. In addition, we presented a comparative study of Sobel filters for the preprocessing of image processing algorithms. This study was based on the Intel-Altera CPU-FPGA board. We implemented the algorithm in two different methods, the first one based on the VHDL description language and the second one based on the OpenCL high-level language. The results showed that the use of VHDL has less resource consumption than the OpenCL based implementation. From the results, we can conclude that the use of VHDL takes less resources, but the problem here is the complexity of coding using this HDL. Therefore, OpenCL is very strong in speeding up algorithms that are based on massive data.","PeriodicalId":231714,"journal":{"name":"2021 International Conference on Digital Age & Technological Advances for Sustainable Development (ICDATA)","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Hardware Software Co-design based CPU-FPGA Architecture: Overview and Evaluation\",\"authors\":\"Said Agharass, M. Laaboubi, A. Saddik, R. Latif\",\"doi\":\"10.1109/ICDATA52997.2021.00037\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Hardware/software co-design (HSCD) is an essential part of the configuration flow of current electronic system-level (ESL) devices [1]. This paper shows an overview of the hardware/software co-design approach, which aims to study the algorithmic and temporal limitations to design a robust architecture that takes maximum advantage of the desired architecture. In addition, we presented a comparative study of Sobel filters for the preprocessing of image processing algorithms. This study was based on the Intel-Altera CPU-FPGA board. We implemented the algorithm in two different methods, the first one based on the VHDL description language and the second one based on the OpenCL high-level language. The results showed that the use of VHDL has less resource consumption than the OpenCL based implementation. From the results, we can conclude that the use of VHDL takes less resources, but the problem here is the complexity of coding using this HDL. Therefore, OpenCL is very strong in speeding up algorithms that are based on massive data.\",\"PeriodicalId\":231714,\"journal\":{\"name\":\"2021 International Conference on Digital Age & Technological Advances for Sustainable Development (ICDATA)\",\"volume\":\"69 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 International Conference on Digital Age & Technological Advances for Sustainable Development (ICDATA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICDATA52997.2021.00037\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 International Conference on Digital Age & Technological Advances for Sustainable Development (ICDATA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICDATA52997.2021.00037","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

硬件/软件协同设计(HSCD)是当前电子系统级(ESL)设备配置流程的重要组成部分[1]。本文概述了硬件/软件协同设计方法,其目的是研究算法和时间限制,以设计一个健壮的体系结构,最大限度地利用所需的体系结构。此外,我们提出了一个比较研究的索贝尔滤波器的预处理图像处理算法。本研究基于Intel-Altera CPU-FPGA板。我们采用了两种不同的方法来实现算法,一种是基于VHDL描述语言,另一种是基于OpenCL高级语言。结果表明,使用VHDL比基于OpenCL的实现具有更少的资源消耗。从结果中,我们可以得出结论,使用VHDL需要更少的资源,但这里的问题是使用这种HDL编码的复杂性。因此,OpenCL在加速基于海量数据的算法方面非常强大。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Hardware Software Co-design based CPU-FPGA Architecture: Overview and Evaluation
Hardware/software co-design (HSCD) is an essential part of the configuration flow of current electronic system-level (ESL) devices [1]. This paper shows an overview of the hardware/software co-design approach, which aims to study the algorithmic and temporal limitations to design a robust architecture that takes maximum advantage of the desired architecture. In addition, we presented a comparative study of Sobel filters for the preprocessing of image processing algorithms. This study was based on the Intel-Altera CPU-FPGA board. We implemented the algorithm in two different methods, the first one based on the VHDL description language and the second one based on the OpenCL high-level language. The results showed that the use of VHDL has less resource consumption than the OpenCL based implementation. From the results, we can conclude that the use of VHDL takes less resources, but the problem here is the complexity of coding using this HDL. Therefore, OpenCL is very strong in speeding up algorithms that are based on massive data.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信