有设计自动化入门课程教学经验

Yong Y. Li
{"title":"有设计自动化入门课程教学经验","authors":"Yong Y. Li","doi":"10.1109/MSE.1997.612549","DOIUrl":null,"url":null,"abstract":"\"Logic and Digital Design\" is an introductory level course for electrical engineering students at the Department of Electrical Engineering, University of Wisconsin-Platteville. This paper describes the development of using design automation tools in the course. Since Fall 1993, a realistic design environment has been created. Through laboratory work and a comprehensive final project, not only students have learned fundamental knowledge of the logic and digital design, but also they have used the extensive facilities in the laboratory to undertake the design and integration of state machine. In the course, several tools have been introduced gradually, which include schematic capture tools (OrCAD, MAX+PLUS II), simulation tool (SYNOPSYS, MAX+PLUS II) hardware design language and synthesis (AHDL, Programmer). At the end of the course, each student is required to design, test and implement and demonstrate his/her own state machine using CPLD devices (ALTERA). This paper also describes the accomplishments of the student projects during the academic year of 1996.","PeriodicalId":120048,"journal":{"name":"Proceedings of International Conference on Microelectronic Systems Education","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1997-07-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Experiences teaching design automation in the introductory level course\",\"authors\":\"Yong Y. Li\",\"doi\":\"10.1109/MSE.1997.612549\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\\\"Logic and Digital Design\\\" is an introductory level course for electrical engineering students at the Department of Electrical Engineering, University of Wisconsin-Platteville. This paper describes the development of using design automation tools in the course. Since Fall 1993, a realistic design environment has been created. Through laboratory work and a comprehensive final project, not only students have learned fundamental knowledge of the logic and digital design, but also they have used the extensive facilities in the laboratory to undertake the design and integration of state machine. In the course, several tools have been introduced gradually, which include schematic capture tools (OrCAD, MAX+PLUS II), simulation tool (SYNOPSYS, MAX+PLUS II) hardware design language and synthesis (AHDL, Programmer). At the end of the course, each student is required to design, test and implement and demonstrate his/her own state machine using CPLD devices (ALTERA). This paper also describes the accomplishments of the student projects during the academic year of 1996.\",\"PeriodicalId\":120048,\"journal\":{\"name\":\"Proceedings of International Conference on Microelectronic Systems Education\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-07-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of International Conference on Microelectronic Systems Education\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MSE.1997.612549\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Conference on Microelectronic Systems Education","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MSE.1997.612549","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

“逻辑和数字设计”是威斯康星大学普拉特维尔分校电气工程系电气工程专业学生的入门级课程。本文描述了在课程中使用设计自动化工具的发展。自1993年秋季以来,创造了一个现实的设计环境。通过实验室工作和综合的期末设计,学生不仅学习了逻辑和数字设计的基础知识,而且还利用实验室丰富的设施进行了状态机的设计和集成。在课程中,逐步介绍了几种工具,包括原理图捕获工具(OrCAD, MAX+PLUS II),仿真工具(SYNOPSYS, MAX+PLUS II),硬件设计语言和综合(AHDL, Programmer)。在课程结束时,每个学生都需要使用CPLD器件(ALTERA)设计,测试和实现并演示他/她自己的状态机。本文还介绍了1996学年学生项目的成果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Experiences teaching design automation in the introductory level course
"Logic and Digital Design" is an introductory level course for electrical engineering students at the Department of Electrical Engineering, University of Wisconsin-Platteville. This paper describes the development of using design automation tools in the course. Since Fall 1993, a realistic design environment has been created. Through laboratory work and a comprehensive final project, not only students have learned fundamental knowledge of the logic and digital design, but also they have used the extensive facilities in the laboratory to undertake the design and integration of state machine. In the course, several tools have been introduced gradually, which include schematic capture tools (OrCAD, MAX+PLUS II), simulation tool (SYNOPSYS, MAX+PLUS II) hardware design language and synthesis (AHDL, Programmer). At the end of the course, each student is required to design, test and implement and demonstrate his/her own state machine using CPLD devices (ALTERA). This paper also describes the accomplishments of the student projects during the academic year of 1996.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信