采用体积驱动技术的0.7 v CMOS操作跨导放大器

M. Shen, Yi-Shuan Wu, Guan-Hung Ke, Po-Chiun Huang
{"title":"采用体积驱动技术的0.7 v CMOS操作跨导放大器","authors":"M. Shen, Yi-Shuan Wu, Guan-Hung Ke, Po-Chiun Huang","doi":"10.1109/SOCDC.2010.5682887","DOIUrl":null,"url":null,"abstract":"This paper presents a two-stage pseudo-differential amplifier. Rail-to-rail operations are achieved by using bulk terminals as the inputs. The positive feedback technique is used to enhance the transconductance with negative conductance. The bulk terminals of all transistors are carefully biased to lower their threshold voltages (Vth) and maximize signal swing. Using a standard 0.18-μm CMOS technology, measurement results demonstrate that gain-bandwidth product is 0.97MHz. The settling time for a 0.7-Vpp step is 2.1/μS. The input referred noise is 0.14mV at 1MHz. All the circuits dissipate 0.107μW under a single 0.7-V power supply.","PeriodicalId":380183,"journal":{"name":"2010 International SoC Design Conference","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A 0.7-V CMOS operational transconductance amplifier with bulk-driven technique\",\"authors\":\"M. Shen, Yi-Shuan Wu, Guan-Hung Ke, Po-Chiun Huang\",\"doi\":\"10.1109/SOCDC.2010.5682887\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a two-stage pseudo-differential amplifier. Rail-to-rail operations are achieved by using bulk terminals as the inputs. The positive feedback technique is used to enhance the transconductance with negative conductance. The bulk terminals of all transistors are carefully biased to lower their threshold voltages (Vth) and maximize signal swing. Using a standard 0.18-μm CMOS technology, measurement results demonstrate that gain-bandwidth product is 0.97MHz. The settling time for a 0.7-Vpp step is 2.1/μS. The input referred noise is 0.14mV at 1MHz. All the circuits dissipate 0.107μW under a single 0.7-V power supply.\",\"PeriodicalId\":380183,\"journal\":{\"name\":\"2010 International SoC Design Conference\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 International SoC Design Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCDC.2010.5682887\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 International SoC Design Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCDC.2010.5682887","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文提出了一种两级伪差分放大器。铁路到铁路的操作是通过使用散装码头作为输入来实现的。采用正反馈技术增强具有负电导的跨电导。所有晶体管的本体端子都经过仔细偏置,以降低其阈值电压(Vth)并最大化信号摆幅。采用标准的0.18 μm CMOS技术,测量结果表明增益带宽积为0.97MHz。0.7 vpp阶跃的沉淀时间为2.1/μS。在1MHz时,输入参考噪声为0.14mV。在单个0.7 v电源下,所有电路的功耗为0.107μW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 0.7-V CMOS operational transconductance amplifier with bulk-driven technique
This paper presents a two-stage pseudo-differential amplifier. Rail-to-rail operations are achieved by using bulk terminals as the inputs. The positive feedback technique is used to enhance the transconductance with negative conductance. The bulk terminals of all transistors are carefully biased to lower their threshold voltages (Vth) and maximize signal swing. Using a standard 0.18-μm CMOS technology, measurement results demonstrate that gain-bandwidth product is 0.97MHz. The settling time for a 0.7-Vpp step is 2.1/μS. The input referred noise is 0.14mV at 1MHz. All the circuits dissipate 0.107μW under a single 0.7-V power supply.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信