{"title":"采用高压0.25µm CMOS技术的磁共振系统收发芯片设计","authors":"H. Hsu, C. Chien, Dien-Ying Wu","doi":"10.1109/WPT.2015.7140164","DOIUrl":null,"url":null,"abstract":"A transceiver IC chip of wireless power transfer is design for wearable device application. The chip forced a VDD of 24V is operated at 11MHz clock rate. The non-overlap clock technique is adopted in chip design for improving the efficiency. To verify the proposed circuit, the chip is implemented by TSMC High Voltage 0.25μm CMOS technology. The testing board is design to measure the IC chip. The driver chip dissipates 23.48W from DC source and deliver a power of 22.73W to 22Ω load. Therefore, the IC chip efficiency is 92.3%. The magnetic resonance coil is design to test the IC chip. The measurement S21 peak is occurred at 5.5MHz in resonance coil.","PeriodicalId":194427,"journal":{"name":"2015 IEEE Wireless Power Transfer Conference (WPTC)","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-05-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Transceiver chip design in high voltage 0.25µm CMOS technology for magnetic resonance system\",\"authors\":\"H. Hsu, C. Chien, Dien-Ying Wu\",\"doi\":\"10.1109/WPT.2015.7140164\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A transceiver IC chip of wireless power transfer is design for wearable device application. The chip forced a VDD of 24V is operated at 11MHz clock rate. The non-overlap clock technique is adopted in chip design for improving the efficiency. To verify the proposed circuit, the chip is implemented by TSMC High Voltage 0.25μm CMOS technology. The testing board is design to measure the IC chip. The driver chip dissipates 23.48W from DC source and deliver a power of 22.73W to 22Ω load. Therefore, the IC chip efficiency is 92.3%. The magnetic resonance coil is design to test the IC chip. The measurement S21 peak is occurred at 5.5MHz in resonance coil.\",\"PeriodicalId\":194427,\"journal\":{\"name\":\"2015 IEEE Wireless Power Transfer Conference (WPTC)\",\"volume\":\"69 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-05-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE Wireless Power Transfer Conference (WPTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WPT.2015.7140164\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE Wireless Power Transfer Conference (WPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WPT.2015.7140164","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Transceiver chip design in high voltage 0.25µm CMOS technology for magnetic resonance system
A transceiver IC chip of wireless power transfer is design for wearable device application. The chip forced a VDD of 24V is operated at 11MHz clock rate. The non-overlap clock technique is adopted in chip design for improving the efficiency. To verify the proposed circuit, the chip is implemented by TSMC High Voltage 0.25μm CMOS technology. The testing board is design to measure the IC chip. The driver chip dissipates 23.48W from DC source and deliver a power of 22.73W to 22Ω load. Therefore, the IC chip efficiency is 92.3%. The magnetic resonance coil is design to test the IC chip. The measurement S21 peak is occurred at 5.5MHz in resonance coil.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
