自定义指令选择的体系结构感知图覆盖算法

A. Yazdanbakhsh, M. Salehi, S. M. Fakhraie
{"title":"自定义指令选择的体系结构感知图覆盖算法","authors":"A. Yazdanbakhsh, M. Salehi, S. M. Fakhraie","doi":"10.1109/FUTURETECH.2010.5482719","DOIUrl":null,"url":null,"abstract":"Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance demands of embedded applications. In recent customized processors, hardware in the form of new function units and the corresponding custom instructions are added to a core processor to meet the critical computational demands of a target application. This paper presents a new method for automatic selection of application-specific processor extensions. We demonstrate the effectiveness of this system across a range of application domains. Our investigations show that considering the architectural constraints in the custom instruction selection leads to improvements in the total performance of the application. Simulations based on domain-specific application benchmark suites show that with the proposed technique, up to 10% performance improvement can be achieved over the traditional graph covering method.","PeriodicalId":380192,"journal":{"name":"2010 5th International Conference on Future Information Technology","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Architecture-Aware Graph-Covering Algorithm for Custom Instruction Selection\",\"authors\":\"A. Yazdanbakhsh, M. Salehi, S. M. Fakhraie\",\"doi\":\"10.1109/FUTURETECH.2010.5482719\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance demands of embedded applications. In recent customized processors, hardware in the form of new function units and the corresponding custom instructions are added to a core processor to meet the critical computational demands of a target application. This paper presents a new method for automatic selection of application-specific processor extensions. We demonstrate the effectiveness of this system across a range of application domains. Our investigations show that considering the architectural constraints in the custom instruction selection leads to improvements in the total performance of the application. Simulations based on domain-specific application benchmark suites show that with the proposed technique, up to 10% performance improvement can be achieved over the traditional graph covering method.\",\"PeriodicalId\":380192,\"journal\":{\"name\":\"2010 5th International Conference on Future Information Technology\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-05-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 5th International Conference on Future Information Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/FUTURETECH.2010.5482719\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 5th International Conference on Future Information Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FUTURETECH.2010.5482719","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

对处理器计算能力的特定于应用程序的扩展提供了一种有效的机制,以满足嵌入式应用程序不断增长的性能需求。在最近的定制处理器中,新功能单元形式的硬件和相应的定制指令被添加到核心处理器中,以满足目标应用程序的关键计算需求。本文提出了一种自动选择专用处理器扩展的新方法。我们演示了该系统在一系列应用领域中的有效性。我们的调查表明,考虑自定义指令选择中的体系结构约束可以提高应用程序的总体性能。基于特定领域应用程序基准套件的仿真表明,与传统的图覆盖方法相比,该技术的性能提高了10%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Architecture-Aware Graph-Covering Algorithm for Custom Instruction Selection
Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance demands of embedded applications. In recent customized processors, hardware in the form of new function units and the corresponding custom instructions are added to a core processor to meet the critical computational demands of a target application. This paper presents a new method for automatic selection of application-specific processor extensions. We demonstrate the effectiveness of this system across a range of application domains. Our investigations show that considering the architectural constraints in the custom instruction selection leads to improvements in the total performance of the application. Simulations based on domain-specific application benchmark suites show that with the proposed technique, up to 10% performance improvement can be achieved over the traditional graph covering method.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信