B. Kadrovach, P. Jarusiewic, B. C. Read, R. G. Bishop, L. Concha, K. Olson
{"title":"在深度分层设计中使用WAVES对合成子组件进行验证","authors":"B. Kadrovach, P. Jarusiewic, B. C. Read, R. G. Bishop, L. Concha, K. Olson","doi":"10.1109/VIUF.1997.623924","DOIUrl":null,"url":null,"abstract":"The Waveform and Vector Exchange Standard (WAVES) and organically developed tools were used in a new testing and verification methodology for an in-house design of a massively parallel graphics accelerator integrated circuit with approximately 700,000 transistors. The purpose of the methodology was to automate as much as possible the functional testing of all implementation levels. WAVES and its associated support tools provide a convenient method to quickly and accurately develop test benches for functional verification in VHDL at all levels. Additional tools were developed in-house to add capabilities for the testing and verification process. These added capabilities made WAVES useful for generating tests for gate and transistor models of the design components.","PeriodicalId":212876,"journal":{"name":"Proceedings VHDL International Users' Forum. Fall Conference","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1997-10-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Using WAVES for verification of synthesized sub-components in a deeply hierarchical design\",\"authors\":\"B. Kadrovach, P. Jarusiewic, B. C. Read, R. G. Bishop, L. Concha, K. Olson\",\"doi\":\"10.1109/VIUF.1997.623924\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Waveform and Vector Exchange Standard (WAVES) and organically developed tools were used in a new testing and verification methodology for an in-house design of a massively parallel graphics accelerator integrated circuit with approximately 700,000 transistors. The purpose of the methodology was to automate as much as possible the functional testing of all implementation levels. WAVES and its associated support tools provide a convenient method to quickly and accurately develop test benches for functional verification in VHDL at all levels. Additional tools were developed in-house to add capabilities for the testing and verification process. These added capabilities made WAVES useful for generating tests for gate and transistor models of the design components.\",\"PeriodicalId\":212876,\"journal\":{\"name\":\"Proceedings VHDL International Users' Forum. Fall Conference\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-10-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings VHDL International Users' Forum. Fall Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VIUF.1997.623924\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings VHDL International Users' Forum. Fall Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VIUF.1997.623924","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Using WAVES for verification of synthesized sub-components in a deeply hierarchical design
The Waveform and Vector Exchange Standard (WAVES) and organically developed tools were used in a new testing and verification methodology for an in-house design of a massively parallel graphics accelerator integrated circuit with approximately 700,000 transistors. The purpose of the methodology was to automate as much as possible the functional testing of all implementation levels. WAVES and its associated support tools provide a convenient method to quickly and accurately develop test benches for functional verification in VHDL at all levels. Additional tools were developed in-house to add capabilities for the testing and verification process. These added capabilities made WAVES useful for generating tests for gate and transistor models of the design components.