D. Fishmana, L. Neemana, N. Meira, Y. Orena, G. Baraka, A. Avidana, J. Ofeka
{"title":"利用在线拉曼光谱测量技术进行早期故障分析","authors":"D. Fishmana, L. Neemana, N. Meira, Y. Orena, G. Baraka, A. Avidana, J. Ofeka","doi":"10.31399/asm.cp.istfa2021p0203","DOIUrl":null,"url":null,"abstract":"\n As semiconductor device dimensions scale down, process variation impact on reliability becomes increasingly severe. This trend stems from the high-reliability requirements typical for advanced system applications, the narrowing process margins and the high sensitivity of devices to material and dimensional variations. At the process level, many deviations from nominal conditions can degrade the devices' reliability. Examples are induced charge traps in the various types of memory cells, electrical performance inhibitors due to lattice defects or poor stress management and poor data retention due to contamination by killer elements.\n We claim that monitoring and correcting deviations throughout the fabrication process provides an effective approach for preventing reliability failures. By restricting deviations below specific threshold levels and screening out reliability and End Of line (EOL) related parameters, eventual device reliability can be safeguarded. This paper addresses the relationship between various process parameters and reliability, and reviews the enablers of preventive, early-detection inline metrology in the fab.","PeriodicalId":188323,"journal":{"name":"ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Early Fault-Analysis Using In-Line Raman Spectroscopy Metrology\",\"authors\":\"D. Fishmana, L. Neemana, N. Meira, Y. Orena, G. Baraka, A. Avidana, J. Ofeka\",\"doi\":\"10.31399/asm.cp.istfa2021p0203\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\\n As semiconductor device dimensions scale down, process variation impact on reliability becomes increasingly severe. This trend stems from the high-reliability requirements typical for advanced system applications, the narrowing process margins and the high sensitivity of devices to material and dimensional variations. At the process level, many deviations from nominal conditions can degrade the devices' reliability. Examples are induced charge traps in the various types of memory cells, electrical performance inhibitors due to lattice defects or poor stress management and poor data retention due to contamination by killer elements.\\n We claim that monitoring and correcting deviations throughout the fabrication process provides an effective approach for preventing reliability failures. By restricting deviations below specific threshold levels and screening out reliability and End Of line (EOL) related parameters, eventual device reliability can be safeguarded. This paper addresses the relationship between various process parameters and reliability, and reviews the enablers of preventive, early-detection inline metrology in the fab.\",\"PeriodicalId\":188323,\"journal\":{\"name\":\"ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.31399/asm.cp.istfa2021p0203\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ISTFA 2021: Conference Proceedings from the 47th International Symposium for Testing and Failure Analysis","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.31399/asm.cp.istfa2021p0203","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
摘要
随着半导体器件尺寸的缩小,工艺变化对可靠性的影响日益严重。这一趋势源于先进系统应用的高可靠性要求,工艺边际的缩小以及设备对材料和尺寸变化的高灵敏度。在工艺层面,许多偏离标称条件会降低器件的可靠性。例如,各种类型的存储单元中的诱导电荷陷阱,由于晶格缺陷或应力管理不良而导致的电性能抑制,以及由于杀手元素污染而导致的数据保留不良。我们声称在整个制造过程中监测和纠正偏差为防止可靠性故障提供了有效的方法。通过限制偏差低于特定阈值水平,筛选可靠性和EOL (End Of line)相关参数,可以保障最终的设备可靠性。本文讨论了各种工艺参数与可靠性之间的关系,并回顾了fab中预防性、早期检测在线计量的实现因素。
Early Fault-Analysis Using In-Line Raman Spectroscopy Metrology
As semiconductor device dimensions scale down, process variation impact on reliability becomes increasingly severe. This trend stems from the high-reliability requirements typical for advanced system applications, the narrowing process margins and the high sensitivity of devices to material and dimensional variations. At the process level, many deviations from nominal conditions can degrade the devices' reliability. Examples are induced charge traps in the various types of memory cells, electrical performance inhibitors due to lattice defects or poor stress management and poor data retention due to contamination by killer elements.
We claim that monitoring and correcting deviations throughout the fabrication process provides an effective approach for preventing reliability failures. By restricting deviations below specific threshold levels and screening out reliability and End Of line (EOL) related parameters, eventual device reliability can be safeguarded. This paper addresses the relationship between various process parameters and reliability, and reviews the enablers of preventive, early-detection inline metrology in the fab.