{"title":"基于CMOS 130nm技术的低功耗4T SRAM单元","authors":"Anshul Goyal, V. Agarwal","doi":"10.1109/CICN.2016.121","DOIUrl":null,"url":null,"abstract":"In the Recent time, SRAM became a major componentfor many VLSI Chips due to big storage memory and low accesstime. Power Consumption is the major issue for design the SRAMCMOS design System on Chip. Power consumption also effects thechip design and Speed of the SRAM. In this paper, we propose 4TSRAM Cell which is able to reduce the power consumption andArea also. As we can see from the results session, powerconsumption of the 4T SRAM Cell get reduce up to 36% ascompare to 6T SRAM Cell.","PeriodicalId":189849,"journal":{"name":"2016 8th International Conference on Computational Intelligence and Communication Networks (CICN)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Low Power Consumption Based 4T SRAM Cell for CMOS 130nm Technology\",\"authors\":\"Anshul Goyal, V. Agarwal\",\"doi\":\"10.1109/CICN.2016.121\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the Recent time, SRAM became a major componentfor many VLSI Chips due to big storage memory and low accesstime. Power Consumption is the major issue for design the SRAMCMOS design System on Chip. Power consumption also effects thechip design and Speed of the SRAM. In this paper, we propose 4TSRAM Cell which is able to reduce the power consumption andArea also. As we can see from the results session, powerconsumption of the 4T SRAM Cell get reduce up to 36% ascompare to 6T SRAM Cell.\",\"PeriodicalId\":189849,\"journal\":{\"name\":\"2016 8th International Conference on Computational Intelligence and Communication Networks (CICN)\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 8th International Conference on Computational Intelligence and Communication Networks (CICN)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICN.2016.121\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 8th International Conference on Computational Intelligence and Communication Networks (CICN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICN.2016.121","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Low Power Consumption Based 4T SRAM Cell for CMOS 130nm Technology
In the Recent time, SRAM became a major componentfor many VLSI Chips due to big storage memory and low accesstime. Power Consumption is the major issue for design the SRAMCMOS design System on Chip. Power consumption also effects thechip design and Speed of the SRAM. In this paper, we propose 4TSRAM Cell which is able to reduce the power consumption andArea also. As we can see from the results session, powerconsumption of the 4T SRAM Cell get reduce up to 36% ascompare to 6T SRAM Cell.