Shih-hui Chen, Chung-Lung Pai, Dan Y. Chen, Jing-meng Liu, C. Juang
{"title":"VRM应用的驱动芯片设计注意事项","authors":"Shih-hui Chen, Chung-Lung Pai, Dan Y. Chen, Jing-meng Liu, C. Juang","doi":"10.1109/EPEPEMC.2006.4778574","DOIUrl":null,"url":null,"abstract":"In this paper, a power loss model of VRMs will first be given. Actual power loss distribution on VRMs will be estimated for various VRM conditions. Comments will be made from the observations of the results and suggestions be made from the point of view of gate driver chip design. Discussion of future improvement possibilities is presented.","PeriodicalId":401288,"journal":{"name":"2006 12th International Power Electronics and Motion Control Conference","volume":"82 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Driver Chip Design Considerations for VRM Applications\",\"authors\":\"Shih-hui Chen, Chung-Lung Pai, Dan Y. Chen, Jing-meng Liu, C. Juang\",\"doi\":\"10.1109/EPEPEMC.2006.4778574\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a power loss model of VRMs will first be given. Actual power loss distribution on VRMs will be estimated for various VRM conditions. Comments will be made from the observations of the results and suggestions be made from the point of view of gate driver chip design. Discussion of future improvement possibilities is presented.\",\"PeriodicalId\":401288,\"journal\":{\"name\":\"2006 12th International Power Electronics and Motion Control Conference\",\"volume\":\"82 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 12th International Power Electronics and Motion Control Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EPEPEMC.2006.4778574\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 12th International Power Electronics and Motion Control Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEPEMC.2006.4778574","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Driver Chip Design Considerations for VRM Applications
In this paper, a power loss model of VRMs will first be given. Actual power loss distribution on VRMs will be estimated for various VRM conditions. Comments will be made from the observations of the results and suggestions be made from the point of view of gate driver chip design. Discussion of future improvement possibilities is presented.