基于ZYNQ的高速雷电信号采集系统设计

Tianrui Zhang, Zhuling Sun, Mingyuan Liu, Y. Tian
{"title":"基于ZYNQ的高速雷电信号采集系统设计","authors":"Tianrui Zhang, Zhuling Sun, Mingyuan Liu, Y. Tian","doi":"10.1109/APEMC53576.2022.9888550","DOIUrl":null,"url":null,"abstract":"In this paper, we introduce a high-speed lightning signal acquisition system based on ZYNQ, a system on a chip designed by Xilinx, which consists of two parts: FPGA and ARM processor. In this design, the lightning signal is converted into a digital signal through the analog-to-digital conversion chip AD9627. The sampling rate can reach 125MHz. A GPS module is applied to provide the UTC timestamp and the pulse per second (PPS) signal. The exact interval between sampling points can be obtained through the GPS PPS, and in combination with the UTC timestamp, the absolute time of each lightning data can be determined. This design allows the system to run automatically when the lightning signal reaches a set trigger voltage, and all triggered data will be stored in SD as a FATFS file. The data transfer and processing is implemented using the Verilog HDL in FPGA, and the following data storage is done in C language in the ARM processor. This design was completed in the official Xilinx software Vivado. The laboratory testing verified that the system design is stable and reliable.","PeriodicalId":186847,"journal":{"name":"2022 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of a high-speed lightning signal acquisition system based on ZYNQ\",\"authors\":\"Tianrui Zhang, Zhuling Sun, Mingyuan Liu, Y. Tian\",\"doi\":\"10.1109/APEMC53576.2022.9888550\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we introduce a high-speed lightning signal acquisition system based on ZYNQ, a system on a chip designed by Xilinx, which consists of two parts: FPGA and ARM processor. In this design, the lightning signal is converted into a digital signal through the analog-to-digital conversion chip AD9627. The sampling rate can reach 125MHz. A GPS module is applied to provide the UTC timestamp and the pulse per second (PPS) signal. The exact interval between sampling points can be obtained through the GPS PPS, and in combination with the UTC timestamp, the absolute time of each lightning data can be determined. This design allows the system to run automatically when the lightning signal reaches a set trigger voltage, and all triggered data will be stored in SD as a FATFS file. The data transfer and processing is implemented using the Verilog HDL in FPGA, and the following data storage is done in C language in the ARM processor. This design was completed in the official Xilinx software Vivado. The laboratory testing verified that the system design is stable and reliable.\",\"PeriodicalId\":186847,\"journal\":{\"name\":\"2022 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC)\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APEMC53576.2022.9888550\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEMC53576.2022.9888550","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种基于ZYNQ的高速雷电信号采集系统,该系统由FPGA和ARM处理器两部分组成。ZYNQ是Xilinx公司设计的片上系统。在本设计中,雷电信号通过模数转换芯片AD9627转换为数字信号。采样率可达125MHz。GPS模块用于提供UTC时间戳和脉冲每秒(PPS)信号。通过GPS PPS可以得到采样点之间的精确间隔,结合UTC时间戳,可以确定每个闪电数据的绝对时间。本设计允许系统在雷电信号达到设定的触发电压时自动运行,所有触发数据将以FATFS文件的形式存储在SD中。在FPGA中使用Verilog HDL实现数据的传输和处理,在ARM处理器中使用C语言实现数据的存储。本设计是在赛灵思官方软件Vivado中完成的。经实验室测试,系统设计稳定可靠。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design of a high-speed lightning signal acquisition system based on ZYNQ
In this paper, we introduce a high-speed lightning signal acquisition system based on ZYNQ, a system on a chip designed by Xilinx, which consists of two parts: FPGA and ARM processor. In this design, the lightning signal is converted into a digital signal through the analog-to-digital conversion chip AD9627. The sampling rate can reach 125MHz. A GPS module is applied to provide the UTC timestamp and the pulse per second (PPS) signal. The exact interval between sampling points can be obtained through the GPS PPS, and in combination with the UTC timestamp, the absolute time of each lightning data can be determined. This design allows the system to run automatically when the lightning signal reaches a set trigger voltage, and all triggered data will be stored in SD as a FATFS file. The data transfer and processing is implemented using the Verilog HDL in FPGA, and the following data storage is done in C language in the ARM processor. This design was completed in the official Xilinx software Vivado. The laboratory testing verified that the system design is stable and reliable.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信