Yong-Keon Choi, I. Park, H. Oh, Wook Lee, Nam-Joo Kim, K. Yoo
{"title":"实现低Vgs (1.8V) 12V RF-LDMOS高频DC-DC转换器应用","authors":"Yong-Keon Choi, I. Park, H. Oh, Wook Lee, Nam-Joo Kim, K. Yoo","doi":"10.1109/ISPSD.2012.6229039","DOIUrl":null,"url":null,"abstract":"A 12V low Vgs (1.8V) RF-N/PLDMOS have been successfully implemented on the 0.18 μm analog CMOS process without thermal budget addition. N- and P-ch LDMOS needs additional body and drift implants, respectively. A short channel length and a small overlap of gate-to-drain were accomplished by the optimization of implant conditions for the source halo and the drift region which is followed by the gate formation with 30 Å gate oxide. Cut-off frequency 37.2GHz and 12.9GHz each for NLDMOS and PLDMOS were achieved with breakdown voltage of 20V. The long-term wafer level HCI test result showed Idlin shift under 10% after 150Ksec stress at Vds=12V and Vgs=1.8V.","PeriodicalId":371298,"journal":{"name":"2012 24th International Symposium on Power Semiconductor Devices and ICs","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Implementation of low Vgs (1.8V) 12V RF-LDMOS for high-frequency DC-DC converter applications\",\"authors\":\"Yong-Keon Choi, I. Park, H. Oh, Wook Lee, Nam-Joo Kim, K. Yoo\",\"doi\":\"10.1109/ISPSD.2012.6229039\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 12V low Vgs (1.8V) RF-N/PLDMOS have been successfully implemented on the 0.18 μm analog CMOS process without thermal budget addition. N- and P-ch LDMOS needs additional body and drift implants, respectively. A short channel length and a small overlap of gate-to-drain were accomplished by the optimization of implant conditions for the source halo and the drift region which is followed by the gate formation with 30 Å gate oxide. Cut-off frequency 37.2GHz and 12.9GHz each for NLDMOS and PLDMOS were achieved with breakdown voltage of 20V. The long-term wafer level HCI test result showed Idlin shift under 10% after 150Ksec stress at Vds=12V and Vgs=1.8V.\",\"PeriodicalId\":371298,\"journal\":{\"name\":\"2012 24th International Symposium on Power Semiconductor Devices and ICs\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 24th International Symposium on Power Semiconductor Devices and ICs\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.2012.6229039\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 24th International Symposium on Power Semiconductor Devices and ICs","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2012.6229039","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Implementation of low Vgs (1.8V) 12V RF-LDMOS for high-frequency DC-DC converter applications
A 12V low Vgs (1.8V) RF-N/PLDMOS have been successfully implemented on the 0.18 μm analog CMOS process without thermal budget addition. N- and P-ch LDMOS needs additional body and drift implants, respectively. A short channel length and a small overlap of gate-to-drain were accomplished by the optimization of implant conditions for the source halo and the drift region which is followed by the gate formation with 30 Å gate oxide. Cut-off frequency 37.2GHz and 12.9GHz each for NLDMOS and PLDMOS were achieved with breakdown voltage of 20V. The long-term wafer level HCI test result showed Idlin shift under 10% after 150Ksec stress at Vds=12V and Vgs=1.8V.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
