EP4:具有可定制数据平面的应用感知网络架构

Ouassim Karrakchou, N. Samaan, A. Karmouch
{"title":"EP4:具有可定制数据平面的应用感知网络架构","authors":"Ouassim Karrakchou, N. Samaan, A. Karmouch","doi":"10.1109/HPSR52026.2021.9481828","DOIUrl":null,"url":null,"abstract":"Fast and customizable programmable data planes (PDPs) implementing new services such as multi-flow synchronization, on- and in-time delivery, and in-network caching and compression are key enablers to future applications (e.g., streamed holograms, telesurgery, and autonomous industrial systems). This paper outlines the design principles of EP4, an application-aware extended P4-based network architecture that offers hosted applications an extensible catalog of services through its control plane. The latter configures a PDP that can achieve minimal parsing and processing for fast-tracked packets as well as customized processing and forwarding for other packets. An extended parser (eParser) performs the first task, which reduces the necessary latency experienced by packets. Alternatively, adaptive processing is achieved using an enhanced processor (eProcessor) that optionally parses customized headers using just-in-time programmable parsers. It then executes selected P4 packet processing pipelines implementing different services. These programs are installed at runtime without impacting other switch functionalities. Experimental results demonstrate the architecture’s enhanced performance compared to current solutions.","PeriodicalId":158580,"journal":{"name":"2021 IEEE 22nd International Conference on High Performance Switching and Routing (HPSR)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"EP4: An Application-Aware Network Architecture with a Customizable Data Plane\",\"authors\":\"Ouassim Karrakchou, N. Samaan, A. Karmouch\",\"doi\":\"10.1109/HPSR52026.2021.9481828\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Fast and customizable programmable data planes (PDPs) implementing new services such as multi-flow synchronization, on- and in-time delivery, and in-network caching and compression are key enablers to future applications (e.g., streamed holograms, telesurgery, and autonomous industrial systems). This paper outlines the design principles of EP4, an application-aware extended P4-based network architecture that offers hosted applications an extensible catalog of services through its control plane. The latter configures a PDP that can achieve minimal parsing and processing for fast-tracked packets as well as customized processing and forwarding for other packets. An extended parser (eParser) performs the first task, which reduces the necessary latency experienced by packets. Alternatively, adaptive processing is achieved using an enhanced processor (eProcessor) that optionally parses customized headers using just-in-time programmable parsers. It then executes selected P4 packet processing pipelines implementing different services. These programs are installed at runtime without impacting other switch functionalities. Experimental results demonstrate the architecture’s enhanced performance compared to current solutions.\",\"PeriodicalId\":158580,\"journal\":{\"name\":\"2021 IEEE 22nd International Conference on High Performance Switching and Routing (HPSR)\",\"volume\":\"6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 22nd International Conference on High Performance Switching and Routing (HPSR)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HPSR52026.2021.9481828\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 22nd International Conference on High Performance Switching and Routing (HPSR)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HPSR52026.2021.9481828","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

快速和可定制的可编程数据平面(pdp)实现了新服务,如多流同步、实时和实时交付、网络内缓存和压缩,是未来应用(如流全息图、远程手术和自主工业系统)的关键推动因素。本文概述了EP4的设计原则,EP4是一种基于应用程序感知的扩展p4网络体系结构,通过其控制平面为托管应用程序提供可扩展的服务目录。后者配置的PDP可以实现对快速跟踪报文的最小解析和处理,以及对其他报文的定制处理和转发。扩展解析器(esparser)执行第一个任务,这减少了数据包所经历的必要延迟。另外,使用增强的处理器(eProcessor)实现自适应处理,该处理器可选择使用即时可编程解析器解析自定义头。然后执行选定的实现不同服务的P4包处理管道。这些程序在运行时安装,不会影响交换机的其他功能。实验结果表明,与现有解决方案相比,该架构的性能得到了提高。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
EP4: An Application-Aware Network Architecture with a Customizable Data Plane
Fast and customizable programmable data planes (PDPs) implementing new services such as multi-flow synchronization, on- and in-time delivery, and in-network caching and compression are key enablers to future applications (e.g., streamed holograms, telesurgery, and autonomous industrial systems). This paper outlines the design principles of EP4, an application-aware extended P4-based network architecture that offers hosted applications an extensible catalog of services through its control plane. The latter configures a PDP that can achieve minimal parsing and processing for fast-tracked packets as well as customized processing and forwarding for other packets. An extended parser (eParser) performs the first task, which reduces the necessary latency experienced by packets. Alternatively, adaptive processing is achieved using an enhanced processor (eProcessor) that optionally parses customized headers using just-in-time programmable parsers. It then executes selected P4 packet processing pipelines implementing different services. These programs are installed at runtime without impacting other switch functionalities. Experimental results demonstrate the architecture’s enhanced performance compared to current solutions.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信