S. Aananthakrishnan, R. Pawlowski, J. Fryman, I. Hur
{"title":"基于Intel PIUMA架构的高效稀疏矩阵向量乘法","authors":"S. Aananthakrishnan, R. Pawlowski, J. Fryman, I. Hur","doi":"10.1109/HPEC43674.2020.9286245","DOIUrl":null,"url":null,"abstract":"Intel PIUMA is a novel architecture tailored for graph analytics. SpMV is a core component of graph analytics and we report on an early performance study of SpMV on the Intel PIUMA architecture.","PeriodicalId":168544,"journal":{"name":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-09-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Efficient Sparse Matrix-Vector Multiplication on Intel PIUMA Architecture\",\"authors\":\"S. Aananthakrishnan, R. Pawlowski, J. Fryman, I. Hur\",\"doi\":\"10.1109/HPEC43674.2020.9286245\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Intel PIUMA is a novel architecture tailored for graph analytics. SpMV is a core component of graph analytics and we report on an early performance study of SpMV on the Intel PIUMA architecture.\",\"PeriodicalId\":168544,\"journal\":{\"name\":\"2020 IEEE High Performance Extreme Computing Conference (HPEC)\",\"volume\":\"24 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-09-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE High Performance Extreme Computing Conference (HPEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/HPEC43674.2020.9286245\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE High Performance Extreme Computing Conference (HPEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HPEC43674.2020.9286245","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Efficient Sparse Matrix-Vector Multiplication on Intel PIUMA Architecture
Intel PIUMA is a novel architecture tailored for graph analytics. SpMV is a core component of graph analytics and we report on an early performance study of SpMV on the Intel PIUMA architecture.