采用有源电感的低功耗、低延迟可调谐准谐振互连

M. Bhaskar, D. Sridevi, B. Venkataramani
{"title":"采用有源电感的低功耗、低延迟可调谐准谐振互连","authors":"M. Bhaskar, D. Sridevi, B. Venkataramani","doi":"10.1109/RAICS.2011.6069321","DOIUrl":null,"url":null,"abstract":"In literature, to obtain low power, low latency and high performance interconnects, Quasi-resonance concept is implemented with a series spiral inductor. In this paper Quasi-resonant serial interconnect link with a tunable active inductor is proposed to obtain low power, low latency and low area. The proposed scheme is implemented in a UMC 0.18-µm CMOS technology and the post layout simulations are carried out. The performance evaluation is done for 5mm interconnect with a serial data rate of 5Gbps. From simulations, the insertion point and the value of inductor for the minimum power-delay product is obtained. The observed delay and power of the serial link is 290 psec and 13.52 mW, which is less by a factor of 1.27 and 1.87 than the conventional repeater insertion respectively. The area of the active inductor is 1904µm2, which is less by a factor of 3.53 compared to spiral inductor scheme. The proposed scheme has the advantage to tune the interconnect, for data rates from 1Gbps to 5Gpbs by varying the bias voltages of the tunable active inductor.","PeriodicalId":394515,"journal":{"name":"2011 IEEE Recent Advances in Intelligent Computational Systems","volume":"8 8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A low power, low latency tunable Quasi-resonant interconnect using active inductor\",\"authors\":\"M. Bhaskar, D. Sridevi, B. Venkataramani\",\"doi\":\"10.1109/RAICS.2011.6069321\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In literature, to obtain low power, low latency and high performance interconnects, Quasi-resonance concept is implemented with a series spiral inductor. In this paper Quasi-resonant serial interconnect link with a tunable active inductor is proposed to obtain low power, low latency and low area. The proposed scheme is implemented in a UMC 0.18-µm CMOS technology and the post layout simulations are carried out. The performance evaluation is done for 5mm interconnect with a serial data rate of 5Gbps. From simulations, the insertion point and the value of inductor for the minimum power-delay product is obtained. The observed delay and power of the serial link is 290 psec and 13.52 mW, which is less by a factor of 1.27 and 1.87 than the conventional repeater insertion respectively. The area of the active inductor is 1904µm2, which is less by a factor of 3.53 compared to spiral inductor scheme. The proposed scheme has the advantage to tune the interconnect, for data rates from 1Gbps to 5Gpbs by varying the bias voltages of the tunable active inductor.\",\"PeriodicalId\":394515,\"journal\":{\"name\":\"2011 IEEE Recent Advances in Intelligent Computational Systems\",\"volume\":\"8 8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-11-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE Recent Advances in Intelligent Computational Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RAICS.2011.6069321\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Recent Advances in Intelligent Computational Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RAICS.2011.6069321","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在文献中,为了获得低功耗、低延迟和高性能的互连,准共振概念是通过串联螺旋电感实现的。本文提出了一种带有可调谐有源电感的准谐振串行互连链路,以获得低功耗、低时延和低面积。该方案在UMC 0.18µm CMOS技术上实现,并进行了后期布局仿真。在5Gbps串行数据速率下,对5mm互连进行了性能评估。通过仿真得到了最小功率延迟积的插入点和电感值。观测到串行链路的延迟和功率分别为290 psec和13.52 mW,分别比传统中继器插入低1.27和1.87倍。有源电感面积为1904µm2,与螺旋电感方案相比减小了3.53倍。该方案的优点是通过改变可调谐有源电感的偏置电压来调整互连,数据速率从1Gbps到5gbbs。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A low power, low latency tunable Quasi-resonant interconnect using active inductor
In literature, to obtain low power, low latency and high performance interconnects, Quasi-resonance concept is implemented with a series spiral inductor. In this paper Quasi-resonant serial interconnect link with a tunable active inductor is proposed to obtain low power, low latency and low area. The proposed scheme is implemented in a UMC 0.18-µm CMOS technology and the post layout simulations are carried out. The performance evaluation is done for 5mm interconnect with a serial data rate of 5Gbps. From simulations, the insertion point and the value of inductor for the minimum power-delay product is obtained. The observed delay and power of the serial link is 290 psec and 13.52 mW, which is less by a factor of 1.27 and 1.87 than the conventional repeater insertion respectively. The area of the active inductor is 1904µm2, which is less by a factor of 3.53 compared to spiral inductor scheme. The proposed scheme has the advantage to tune the interconnect, for data rates from 1Gbps to 5Gpbs by varying the bias voltages of the tunable active inductor.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信