GLCM算法在FPGA上的有效实现

Mohamed Amin Ben Atitallah, R. Kachouri, Manel Kammoun, H. Mnif
{"title":"GLCM算法在FPGA上的有效实现","authors":"Mohamed Amin Ben Atitallah, R. Kachouri, Manel Kammoun, H. Mnif","doi":"10.1109/IINTEC.2018.8695275","DOIUrl":null,"url":null,"abstract":"This paper presents hardware (HW) architecture for fast parallel computation of Gray Level Co-occurrence Matrix (GLCM) in high throughput image analysis applications. GLCM has proven to be a powerful basis for use in texture classification. Various textural parameters calculated from the GLCM help understand the details about the overall image content. However, the calculation of GLCM is very computationally intensive. In this paper, an FPGA accelerator for fast calculation of GLCM is designed and implemented. We propose an FPGA-based architecture for parallel computation of symmetric co-occurrence matrices. This architecture was implemented on a Xilinx Zedboard and Virtex 5 FPGAs using Vivado HLS. The performance is then compared against other implementations. The validation results show an optimization on the order of 33% in latency number by contribution to the literature implementation.","PeriodicalId":144578,"journal":{"name":"2018 International Conference on Internet of Things, Embedded Systems and Communications (IINTEC)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"An efficient implementation of GLCM algorithm in FPGA\",\"authors\":\"Mohamed Amin Ben Atitallah, R. Kachouri, Manel Kammoun, H. Mnif\",\"doi\":\"10.1109/IINTEC.2018.8695275\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents hardware (HW) architecture for fast parallel computation of Gray Level Co-occurrence Matrix (GLCM) in high throughput image analysis applications. GLCM has proven to be a powerful basis for use in texture classification. Various textural parameters calculated from the GLCM help understand the details about the overall image content. However, the calculation of GLCM is very computationally intensive. In this paper, an FPGA accelerator for fast calculation of GLCM is designed and implemented. We propose an FPGA-based architecture for parallel computation of symmetric co-occurrence matrices. This architecture was implemented on a Xilinx Zedboard and Virtex 5 FPGAs using Vivado HLS. The performance is then compared against other implementations. The validation results show an optimization on the order of 33% in latency number by contribution to the literature implementation.\",\"PeriodicalId\":144578,\"journal\":{\"name\":\"2018 International Conference on Internet of Things, Embedded Systems and Communications (IINTEC)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Internet of Things, Embedded Systems and Communications (IINTEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IINTEC.2018.8695275\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Internet of Things, Embedded Systems and Communications (IINTEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IINTEC.2018.8695275","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

本文提出了高吞吐量图像分析应用中灰度共生矩阵(GLCM)快速并行计算的硬件架构。GLCM已被证明是纹理分类的有力基础。从GLCM计算出的各种纹理参数有助于理解整体图像内容的细节。然而,GLCM的计算量非常大。本文设计并实现了一种用于快速计算GLCM的FPGA加速器。我们提出了一种基于fpga的对称共现矩阵并行计算架构。该架构使用Vivado HLS在Xilinx Zedboard和Virtex 5 fpga上实现。然后将性能与其他实现进行比较。验证结果表明,通过对文献实现的贡献,延迟数优化了33%左右。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An efficient implementation of GLCM algorithm in FPGA
This paper presents hardware (HW) architecture for fast parallel computation of Gray Level Co-occurrence Matrix (GLCM) in high throughput image analysis applications. GLCM has proven to be a powerful basis for use in texture classification. Various textural parameters calculated from the GLCM help understand the details about the overall image content. However, the calculation of GLCM is very computationally intensive. In this paper, an FPGA accelerator for fast calculation of GLCM is designed and implemented. We propose an FPGA-based architecture for parallel computation of symmetric co-occurrence matrices. This architecture was implemented on a Xilinx Zedboard and Virtex 5 FPGAs using Vivado HLS. The performance is then compared against other implementations. The validation results show an optimization on the order of 33% in latency number by contribution to the literature implementation.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信