K. Imarazene, Yacine Bouali, Mahrez Amani, El Madjid Berkouky
{"title":"fpga两级空间矢量PWM的VHDL实现","authors":"K. Imarazene, Yacine Bouali, Mahrez Amani, El Madjid Berkouky","doi":"10.1109/ICAEE53772.2022.9962037","DOIUrl":null,"url":null,"abstract":"In this paper, a space vector pulse width modulation technique is implemented to control a three-phase two-level inverter. The implementation of this modulation technique is carried out using Hardware Description Language. Firstly, the design was verified using a single point per sector, to move on to real-time control, 500 points for reference voltage which correspond to 84 points per sector are used.","PeriodicalId":206584,"journal":{"name":"2022 2nd International Conference on Advanced Electrical Engineering (ICAEE)","volume":"106 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"VHDL Implementation of Two-Level Space Vector PWM for FPGAs\",\"authors\":\"K. Imarazene, Yacine Bouali, Mahrez Amani, El Madjid Berkouky\",\"doi\":\"10.1109/ICAEE53772.2022.9962037\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a space vector pulse width modulation technique is implemented to control a three-phase two-level inverter. The implementation of this modulation technique is carried out using Hardware Description Language. Firstly, the design was verified using a single point per sector, to move on to real-time control, 500 points for reference voltage which correspond to 84 points per sector are used.\",\"PeriodicalId\":206584,\"journal\":{\"name\":\"2022 2nd International Conference on Advanced Electrical Engineering (ICAEE)\",\"volume\":\"106 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 2nd International Conference on Advanced Electrical Engineering (ICAEE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICAEE53772.2022.9962037\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 2nd International Conference on Advanced Electrical Engineering (ICAEE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICAEE53772.2022.9962037","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
VHDL Implementation of Two-Level Space Vector PWM for FPGAs
In this paper, a space vector pulse width modulation technique is implemented to control a three-phase two-level inverter. The implementation of this modulation technique is carried out using Hardware Description Language. Firstly, the design was verified using a single point per sector, to move on to real-time control, 500 points for reference voltage which correspond to 84 points per sector are used.