集成的MSI交叉点阵列

ESSCIRC 80: 6th European Solid State Circuits Conference Pub Date : 1980-09-01 DOI:10.1109/ESSCIRC.1980.5468800

J. Blachere, C. Benichou, H. Braquet

{"title":"集成的MSI交叉点阵列","authors":"J. Blachere, C. Benichou, H. Braquet","doi":"10.1109/ESSCIRC.1980.5468800","DOIUrl":null,"url":null,"abstract":"A 144 elements array of transistor crosspoints has been realized. It achieves low insertion loss and high dynamic breakdown using a conventional bipolar technology. The chip measures 4.3 × 4.1 mm2 and is mounted on a 76 pins substrate.","PeriodicalId":168272,"journal":{"name":"ESSCIRC 80: 6th European Solid State Circuits Conference","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1980-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An Integrated MSI Crosspoints Array\",\"authors\":\"J. Blachere, C. Benichou, H. Braquet\",\"doi\":\"10.1109/ESSCIRC.1980.5468800\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 144 elements array of transistor crosspoints has been realized. It achieves low insertion loss and high dynamic breakdown using a conventional bipolar technology. The chip measures 4.3 × 4.1 mm2 and is mounted on a 76 pins substrate.\",\"PeriodicalId\":168272,\"journal\":{\"name\":\"ESSCIRC 80: 6th European Solid State Circuits Conference\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1980-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 80: 6th European Solid State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.1980.5468800\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 80: 6th European Solid State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.1980.5468800","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

实现了144个晶体管交叉点阵列。它采用传统的双极技术实现了低插入损耗和高动态击穿。该芯片尺寸为4.3 × 4.1 mm2，安装在76个引脚的基板上。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

An Integrated MSI Crosspoints Array

A 144 elements array of transistor crosspoints has been realized. It achieves low insertion loss and high dynamic breakdown using a conventional bipolar technology. The chip measures 4.3 × 4.1 mm2 and is mounted on a 76 pins substrate.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

ESSCIRC 80: 6th European Solid State Circuits Conference

自引率

0.00%

发文量