用C/ID方法开发宽带逆变电路的设计流程

Behdad Jamadi, Fariborz T. Ordubadi, A. Tajalli
{"title":"用C/ID方法开发宽带逆变电路的设计流程","authors":"Behdad Jamadi, Fariborz T. Ordubadi, A. Tajalli","doi":"10.1109/SMACD58065.2023.10192184","DOIUrl":null,"url":null,"abstract":"A systematic design flow based on C/ID methodology for developing high-speed inverter-based amplifiers will be proposed, with the goal to minimize design iterations and maintain high precision. This methodology enables designers to select the most energy- and power-efficient amplifier topology based on target requirements, especially operating speed. For this study, an established CMOS 28 nm technology is utilized, wherein, the performance of inverter-based amplifiers is compared against the conventional continuous-time differential amplifier topologies, i.e., differential PFET and NFET Current-Mode Logic (CML) circuits. The proposed design methodology shows less than ± 5% mismatch to the transistor-level simulations.","PeriodicalId":239306,"journal":{"name":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-07-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design Flow to Develop Wideband Inverter-Based Circuits Using C/ID Methodology\",\"authors\":\"Behdad Jamadi, Fariborz T. Ordubadi, A. Tajalli\",\"doi\":\"10.1109/SMACD58065.2023.10192184\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A systematic design flow based on C/ID methodology for developing high-speed inverter-based amplifiers will be proposed, with the goal to minimize design iterations and maintain high precision. This methodology enables designers to select the most energy- and power-efficient amplifier topology based on target requirements, especially operating speed. For this study, an established CMOS 28 nm technology is utilized, wherein, the performance of inverter-based amplifiers is compared against the conventional continuous-time differential amplifier topologies, i.e., differential PFET and NFET Current-Mode Logic (CML) circuits. The proposed design methodology shows less than ± 5% mismatch to the transistor-level simulations.\",\"PeriodicalId\":239306,\"journal\":{\"name\":\"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)\",\"volume\":\"42 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-07-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMACD58065.2023.10192184\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMACD58065.2023.10192184","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文将提出一种基于C/ID方法的系统设计流程,用于开发基于高速逆变器的放大器,其目标是最大限度地减少设计迭代并保持高精度。这种方法使设计人员能够根据目标要求,特别是工作速度,选择最节能的放大器拓扑结构。在这项研究中,利用了一种成熟的CMOS 28纳米技术,其中,基于逆变器的放大器的性能与传统的连续时间差分放大器拓扑进行了比较,即差分pet和NFET电流模式逻辑(CML)电路。所提出的设计方法与晶体管级模拟的失配小于±5%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design Flow to Develop Wideband Inverter-Based Circuits Using C/ID Methodology
A systematic design flow based on C/ID methodology for developing high-speed inverter-based amplifiers will be proposed, with the goal to minimize design iterations and maintain high precision. This methodology enables designers to select the most energy- and power-efficient amplifier topology based on target requirements, especially operating speed. For this study, an established CMOS 28 nm technology is utilized, wherein, the performance of inverter-based amplifiers is compared against the conventional continuous-time differential amplifier topologies, i.e., differential PFET and NFET Current-Mode Logic (CML) circuits. The proposed design methodology shows less than ± 5% mismatch to the transistor-level simulations.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信