Instruction scheduling for a superscalar architecture

It is increasingly accepted that superscalar processors can only achieve their full performance potential through compile-time instruction scheduling. The paper presents preliminary performance results using a conditional group scheduler which targets the HSA processor model developed at the University of Hertfordshire. In particular, we show that guarded instruction execution improves performance by allowing the processor to squash instructions in the instruction buffer before they are issued to functional units and enables the scheduler to delete a significant number of branch instructions.