热和等离子体氮化栅极氧化物pmosfet中NBTI的特性

W. Liu, Z. Liu, Y. Luo, G. Jiao, X. Huang, D. Huang, C. Liao, L. Zhang, Z. Gan, W. Wong, Ming-Fu Li
{"title":"热和等离子体氮化栅极氧化物pmosfet中NBTI的特性","authors":"W. Liu, Z. Liu, Y. Luo, G. Jiao, X. Huang, D. Huang, C. Liao, L. Zhang, Z. Gan, W. Wong, Ming-Fu Li","doi":"10.1109/ICSICT.2008.4734614","DOIUrl":null,"url":null,"abstract":"Negative bias temperature instability in pMOSFETs with thermally and plasma nitrided oxides is investigated using quasi-DC Id-Vg (slow Id-Vg) and on-the-fly interface trap (OFIT) measurement methods. By comparing the OFIT results with those observed from Id-Vg measurements, we found that the threshold voltage shift measured by slow Id-Vg is mainly due to the interface trap since the oxide charge is essentially detrapped during the measurement delay. Quantitatively, the interface trap density measured by OFIT method is higher than that by slow Id-Vg measurement, since the latter measurement is subjected to the recovery effect. For the thermally and plasma nitrided oxides, we found the interface trap density is higher for thermally nitride oxide. However, the power law time exponent n as stress time is the same for the pMOSFETs with both processes.","PeriodicalId":436457,"journal":{"name":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","volume":"75 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Characteristics of NBTI in pMOSFETs with thermally and plasma nitrided gate oxides\",\"authors\":\"W. Liu, Z. Liu, Y. Luo, G. Jiao, X. Huang, D. Huang, C. Liao, L. Zhang, Z. Gan, W. Wong, Ming-Fu Li\",\"doi\":\"10.1109/ICSICT.2008.4734614\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Negative bias temperature instability in pMOSFETs with thermally and plasma nitrided oxides is investigated using quasi-DC Id-Vg (slow Id-Vg) and on-the-fly interface trap (OFIT) measurement methods. By comparing the OFIT results with those observed from Id-Vg measurements, we found that the threshold voltage shift measured by slow Id-Vg is mainly due to the interface trap since the oxide charge is essentially detrapped during the measurement delay. Quantitatively, the interface trap density measured by OFIT method is higher than that by slow Id-Vg measurement, since the latter measurement is subjected to the recovery effect. For the thermally and plasma nitrided oxides, we found the interface trap density is higher for thermally nitride oxide. However, the power law time exponent n as stress time is the same for the pMOSFETs with both processes.\",\"PeriodicalId\":436457,\"journal\":{\"name\":\"2008 9th International Conference on Solid-State and Integrated-Circuit Technology\",\"volume\":\"75 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-12-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 9th International Conference on Solid-State and Integrated-Circuit Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSICT.2008.4734614\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 9th International Conference on Solid-State and Integrated-Circuit Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSICT.2008.4734614","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

采用准直流Id-Vg(慢速Id-Vg)和动态界面阱(OFIT)测量方法研究了热氮化和等离子体氮化氧化物pmosfet的负偏置温度不稳定性。通过将OFIT结果与Id-Vg测量结果进行比较,我们发现慢速Id-Vg测量的阈值电压位移主要是由于界面陷阱,因为在测量延迟期间氧化电荷基本上被捕获。在定量上,OFIT法测得的界面陷阱密度比慢速Id-Vg法测得的界面陷阱密度要高,因为慢速Id-Vg测量受到恢复效应的影响。对于热氮化氧化物和等离子体氮化氧化物,我们发现热氮化氧化物的界面阱密度更高。然而,对于两种工艺的pmosfet,应力时间的幂律时间指数n是相同的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Characteristics of NBTI in pMOSFETs with thermally and plasma nitrided gate oxides
Negative bias temperature instability in pMOSFETs with thermally and plasma nitrided oxides is investigated using quasi-DC Id-Vg (slow Id-Vg) and on-the-fly interface trap (OFIT) measurement methods. By comparing the OFIT results with those observed from Id-Vg measurements, we found that the threshold voltage shift measured by slow Id-Vg is mainly due to the interface trap since the oxide charge is essentially detrapped during the measurement delay. Quantitatively, the interface trap density measured by OFIT method is higher than that by slow Id-Vg measurement, since the latter measurement is subjected to the recovery effect. For the thermally and plasma nitrided oxides, we found the interface trap density is higher for thermally nitride oxide. However, the power law time exponent n as stress time is the same for the pMOSFETs with both processes.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信