电子束低k处理的电荷损伤研究

E. Micler, Ching-Te Li, A. Krishnan, C. Jin, M. Jain
{"title":"电子束低k处理的电荷损伤研究","authors":"E. Micler, Ching-Te Li, A. Krishnan, C. Jin, M. Jain","doi":"10.1109/IITC.2004.1345740","DOIUrl":null,"url":null,"abstract":"Organosilicate glass (OSG) deposited by plasma enhanced chemical vapour deposition (PECVD) is a likely candidate for 65nm node low k interconnect dielectric. Electron beam (e-beam) treatment efficiently stiffens porous PECVD OSG and may enable extension of PECVD OSG beyond the 65 nm node. Charge damage during e-beam exposure should be considered before implementing e-beam treatments for low k dielectrics. The effects of e-beam cathode potential on CMOS transistor threshold voltage and gate dielectric leakage current are investigated using 130nm node CMOS transistors. The impact of e-beam treatments was negligible on devices with 1.7nm gate dielectrics, but can adversely impact the 6.7nm dielectric devices.","PeriodicalId":148010,"journal":{"name":"Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A charge damage study using an electron beam low k treatment\",\"authors\":\"E. Micler, Ching-Te Li, A. Krishnan, C. Jin, M. Jain\",\"doi\":\"10.1109/IITC.2004.1345740\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Organosilicate glass (OSG) deposited by plasma enhanced chemical vapour deposition (PECVD) is a likely candidate for 65nm node low k interconnect dielectric. Electron beam (e-beam) treatment efficiently stiffens porous PECVD OSG and may enable extension of PECVD OSG beyond the 65 nm node. Charge damage during e-beam exposure should be considered before implementing e-beam treatments for low k dielectrics. The effects of e-beam cathode potential on CMOS transistor threshold voltage and gate dielectric leakage current are investigated using 130nm node CMOS transistors. The impact of e-beam treatments was negligible on devices with 1.7nm gate dielectrics, but can adversely impact the 6.7nm dielectric devices.\",\"PeriodicalId\":148010,\"journal\":{\"name\":\"Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729)\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.2004.1345740\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2004 International Interconnect Technology Conference (IEEE Cat. No.04TH8729)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2004.1345740","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

通过等离子体增强化学气相沉积(PECVD)沉积的有机硅酸盐玻璃(OSG)是65nm节点低k互连介质的可能候选材料。电子束(e-beam)处理有效地硬化了多孔PECVD OSG,并可能使PECVD OSG扩展到65 nm节点以上。在对低k介电材料进行电子束处理之前,应考虑电子束暴露过程中的电荷损伤。利用130nm节点CMOS晶体管,研究了电子束阴极电位对CMOS晶体管阈值电压和栅极介电泄漏电流的影响。电子束处理对1.7nm栅极介质器件的影响可以忽略不计,但会对6.7nm介质器件产生不利影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A charge damage study using an electron beam low k treatment
Organosilicate glass (OSG) deposited by plasma enhanced chemical vapour deposition (PECVD) is a likely candidate for 65nm node low k interconnect dielectric. Electron beam (e-beam) treatment efficiently stiffens porous PECVD OSG and may enable extension of PECVD OSG beyond the 65 nm node. Charge damage during e-beam exposure should be considered before implementing e-beam treatments for low k dielectrics. The effects of e-beam cathode potential on CMOS transistor threshold voltage and gate dielectric leakage current are investigated using 130nm node CMOS transistors. The impact of e-beam treatments was negligible on devices with 1.7nm gate dielectrics, but can adversely impact the 6.7nm dielectric devices.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信