Deepak Gupta, Gopal Sharma, T. B. Kumar, A. Johar, D. Boolchandani
{"title":"电容式MEMS传感器多斩波放大器的比较","authors":"Deepak Gupta, Gopal Sharma, T. B. Kumar, A. Johar, D. Boolchandani","doi":"10.1109/CICT48419.2019.9066253","DOIUrl":null,"url":null,"abstract":"This paper reports the analysis and comparison of various multi chopper amplifier architectures that are used in capacitive MEMS transducer. The power consumption, Noise density and signal to noise ratio of the chopper amplifiers are the primary focus of this work. These architectures have been implemented in the 130nm technology and the power consumption of these architectures are less than 20μW and input referred noise are less than 20nv/✓***check pdf***Hz. The reported bandwidths of these architectures are between DC to few KHz. The present work also reports the simulated value of CMRR and PSRR for the Dual chopper amplifier that has been implemented in 180nm technology and use the dummy based chopper for reducing the filtering requirement.","PeriodicalId":234540,"journal":{"name":"2019 IEEE Conference on Information and Communication Technology","volume":"87 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Comparison of Multi Chopper Amplifiers for Capacitive MEMS Transducer\",\"authors\":\"Deepak Gupta, Gopal Sharma, T. B. Kumar, A. Johar, D. Boolchandani\",\"doi\":\"10.1109/CICT48419.2019.9066253\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper reports the analysis and comparison of various multi chopper amplifier architectures that are used in capacitive MEMS transducer. The power consumption, Noise density and signal to noise ratio of the chopper amplifiers are the primary focus of this work. These architectures have been implemented in the 130nm technology and the power consumption of these architectures are less than 20μW and input referred noise are less than 20nv/✓***check pdf***Hz. The reported bandwidths of these architectures are between DC to few KHz. The present work also reports the simulated value of CMRR and PSRR for the Dual chopper amplifier that has been implemented in 180nm technology and use the dummy based chopper for reducing the filtering requirement.\",\"PeriodicalId\":234540,\"journal\":{\"name\":\"2019 IEEE Conference on Information and Communication Technology\",\"volume\":\"87 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE Conference on Information and Communication Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICT48419.2019.9066253\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Conference on Information and Communication Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICT48419.2019.9066253","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Comparison of Multi Chopper Amplifiers for Capacitive MEMS Transducer
This paper reports the analysis and comparison of various multi chopper amplifier architectures that are used in capacitive MEMS transducer. The power consumption, Noise density and signal to noise ratio of the chopper amplifiers are the primary focus of this work. These architectures have been implemented in the 130nm technology and the power consumption of these architectures are less than 20μW and input referred noise are less than 20nv/✓***check pdf***Hz. The reported bandwidths of these architectures are between DC to few KHz. The present work also reports the simulated value of CMRR and PSRR for the Dual chopper amplifier that has been implemented in 180nm technology and use the dummy based chopper for reducing the filtering requirement.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
