采用新一代芯片嵌入技术的高效中功率模块

K. Essig, J. Yannou, C. Chiu, J. Kuo, Phidia Chen
{"title":"采用新一代芯片嵌入技术的高效中功率模块","authors":"K. Essig, J. Yannou, C. Chiu, J. Kuo, Phidia Chen","doi":"10.23919/EMPC.2017.8346864","DOIUrl":null,"url":null,"abstract":"Embedding active dies into the substrate is fulfilling integration requirements for modern communication devices. Freeing up real estate on the substrate is a big advantage, but embedding was shown to have further beneficial effects on electrical performance and thermal dissipation that deliver more benefit for embedding, especially for Mid Power Modules from a few hundred watts up to 5kW. Power modules tend to operate at higher frequencies (MHz range) and aim to apply smaller capacitors and inductors. This approach reduces the overall PCB size and weight from system point of view. These beneficial effects were observed especially for embedded Power Dies that were already mounted in a lead frame cavity when embedding. In this paper we shall report the development of embedded technologies for Power Modules mounted in a lead frame cavity and compare electrical performance, thermal dissipation and reliability results with conventional PQFN packages. We shall also report electrical performance in various operation frequency ranges from few KHz to MHz to address the benefit on high switching frequency power module for Si, SiC or GaN application. We will also address the EMI effect can be eliminated by using chip embedded technology instead of wire bonding connection from driver to gate pad of power MOSFET chip. We will conclude, that the challenges of electrical performance and thermal dissipation required for today's power modules can successfully be overcome by next generation power modules that are based on lead frame chip embedding.","PeriodicalId":329807,"journal":{"name":"2017 21st European Microelectronics and Packaging Conference (EMPC) & Exhibition","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"High efficient mid power modules by next generation chip embedding technology\",\"authors\":\"K. Essig, J. Yannou, C. Chiu, J. Kuo, Phidia Chen\",\"doi\":\"10.23919/EMPC.2017.8346864\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Embedding active dies into the substrate is fulfilling integration requirements for modern communication devices. Freeing up real estate on the substrate is a big advantage, but embedding was shown to have further beneficial effects on electrical performance and thermal dissipation that deliver more benefit for embedding, especially for Mid Power Modules from a few hundred watts up to 5kW. Power modules tend to operate at higher frequencies (MHz range) and aim to apply smaller capacitors and inductors. This approach reduces the overall PCB size and weight from system point of view. These beneficial effects were observed especially for embedded Power Dies that were already mounted in a lead frame cavity when embedding. In this paper we shall report the development of embedded technologies for Power Modules mounted in a lead frame cavity and compare electrical performance, thermal dissipation and reliability results with conventional PQFN packages. We shall also report electrical performance in various operation frequency ranges from few KHz to MHz to address the benefit on high switching frequency power module for Si, SiC or GaN application. We will also address the EMI effect can be eliminated by using chip embedded technology instead of wire bonding connection from driver to gate pad of power MOSFET chip. We will conclude, that the challenges of electrical performance and thermal dissipation required for today's power modules can successfully be overcome by next generation power modules that are based on lead frame chip embedding.\",\"PeriodicalId\":329807,\"journal\":{\"name\":\"2017 21st European Microelectronics and Packaging Conference (EMPC) & Exhibition\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 21st European Microelectronics and Packaging Conference (EMPC) & Exhibition\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/EMPC.2017.8346864\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 21st European Microelectronics and Packaging Conference (EMPC) & Exhibition","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/EMPC.2017.8346864","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在衬底中嵌入有源芯片,满足了现代通信设备的集成要求。释放基板上的空间是一个很大的优势,但嵌入被证明对电气性能和散热有进一步的有益影响,特别是对于从几百瓦到5kW的中功率模块。功率模块倾向于在更高的频率(MHz范围)下工作,并旨在应用更小的电容器和电感器。从系统的角度来看,这种方法减少了PCB的整体尺寸和重量。这些有益的效果尤其适用于嵌入时已经安装在引线框架腔内的嵌入式电源模具。在本文中,我们将报告安装在引线框架腔内的电源模块嵌入式技术的发展,并与传统的PQFN封装进行电性能,散热和可靠性结果的比较。我们还将报告从几KHz到MHz的各种工作频率范围内的电气性能,以解决Si, SiC或GaN应用的高开关频率功率模块的好处。我们还将讨论利用芯片嵌入式技术取代功率MOSFET芯片驱动器与栅极板的线键连接来消除EMI效应的问题。我们将得出结论,当今功率模块所需的电气性能和散热挑战可以通过基于引线框架芯片嵌入的下一代功率模块成功克服。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
High efficient mid power modules by next generation chip embedding technology
Embedding active dies into the substrate is fulfilling integration requirements for modern communication devices. Freeing up real estate on the substrate is a big advantage, but embedding was shown to have further beneficial effects on electrical performance and thermal dissipation that deliver more benefit for embedding, especially for Mid Power Modules from a few hundred watts up to 5kW. Power modules tend to operate at higher frequencies (MHz range) and aim to apply smaller capacitors and inductors. This approach reduces the overall PCB size and weight from system point of view. These beneficial effects were observed especially for embedded Power Dies that were already mounted in a lead frame cavity when embedding. In this paper we shall report the development of embedded technologies for Power Modules mounted in a lead frame cavity and compare electrical performance, thermal dissipation and reliability results with conventional PQFN packages. We shall also report electrical performance in various operation frequency ranges from few KHz to MHz to address the benefit on high switching frequency power module for Si, SiC or GaN application. We will also address the EMI effect can be eliminated by using chip embedded technology instead of wire bonding connection from driver to gate pad of power MOSFET chip. We will conclude, that the challenges of electrical performance and thermal dissipation required for today's power modules can successfully be overcome by next generation power modules that are based on lead frame chip embedding.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信