早期的寻址IC和封装关系允许复杂SOC的整体质量更好

A. Fontanelli, L. Arnone, R. Branca, Giorgio Mastrorocco
{"title":"早期的寻址IC和封装关系允许复杂SOC的整体质量更好","authors":"A. Fontanelli, L. Arnone, R. Branca, Giorgio Mastrorocco","doi":"10.1109/ISQED.2000.838864","DOIUrl":null,"url":null,"abstract":"Trends in silicon process and packaging technologies require a tighter integration among manufacturing steps historically well distinct. It is becoming increasingly difficult to design and manufacture the most complex systems-on-a-chip (SOC) without a unified approach which allows taking into account the relationship between the package and the integrated circuits (IC) design flows. We present a new methodology, able to convey board- and package-related information into the classical IC design flow and vice versa. This is the key to ensure the physical implementation is correct the first time, meeting high-density and high-speed design challenges. ICPack (IC & Package Design Integration) is a flexible and adaptable EDA environment, Java- and Web-based, which aims at reducing the number of iterations required to meet the design objectives in terms of quality, reliability, productivity and time to qualification.","PeriodicalId":113766,"journal":{"name":"Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525)","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-03-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Early addressing IC and package relationship allows an overall better quality of complex SOC\",\"authors\":\"A. Fontanelli, L. Arnone, R. Branca, Giorgio Mastrorocco\",\"doi\":\"10.1109/ISQED.2000.838864\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Trends in silicon process and packaging technologies require a tighter integration among manufacturing steps historically well distinct. It is becoming increasingly difficult to design and manufacture the most complex systems-on-a-chip (SOC) without a unified approach which allows taking into account the relationship between the package and the integrated circuits (IC) design flows. We present a new methodology, able to convey board- and package-related information into the classical IC design flow and vice versa. This is the key to ensure the physical implementation is correct the first time, meeting high-density and high-speed design challenges. ICPack (IC & Package Design Integration) is a flexible and adaptable EDA environment, Java- and Web-based, which aims at reducing the number of iterations required to meet the design objectives in terms of quality, reliability, productivity and time to qualification.\",\"PeriodicalId\":113766,\"journal\":{\"name\":\"Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525)\",\"volume\":\"61 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-03-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISQED.2000.838864\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2000.838864","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

硅工艺和封装技术的趋势要求在历史上截然不同的制造步骤之间进行更紧密的集成。考虑到封装和集成电路(IC)设计流程之间的关系,如果没有统一的方法,设计和制造最复杂的片上系统(SOC)变得越来越困难。我们提出了一种新的方法,能够将电路板和封装相关的信息传递到经典IC设计流程中,反之亦然。这是确保第一次物理实现正确,满足高密度和高速设计挑战的关键。ICPack(集成电路和封装设计集成)是一个灵活的、适应性强的EDA环境,基于Java和基于web,旨在减少在质量、可靠性、生产力和时间方面满足设计目标所需的迭代次数。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Early addressing IC and package relationship allows an overall better quality of complex SOC
Trends in silicon process and packaging technologies require a tighter integration among manufacturing steps historically well distinct. It is becoming increasingly difficult to design and manufacture the most complex systems-on-a-chip (SOC) without a unified approach which allows taking into account the relationship between the package and the integrated circuits (IC) design flows. We present a new methodology, able to convey board- and package-related information into the classical IC design flow and vice versa. This is the key to ensure the physical implementation is correct the first time, meeting high-density and high-speed design challenges. ICPack (IC & Package Design Integration) is a flexible and adaptable EDA environment, Java- and Web-based, which aims at reducing the number of iterations required to meet the design objectives in terms of quality, reliability, productivity and time to qualification.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信