{"title":"基于VHDL的复杂系统设计方法","authors":"S. Amadori, P. Coerezza","doi":"10.1109/EURDAC.1992.246198","DOIUrl":null,"url":null,"abstract":"The design of complex systems requires a solid methodology in order to avoid dangerous anarchy during the design phase and to increase the overall quality of the final product. The presented methodology is founded on the use of VHSIC hardware description language (VHDL) as a common modeling language. The authors discuss modeling techniques in different areas: memory devices, ASICs, mu -processors and buses. An overview of some internally developed tools is presented.<<ETX>>","PeriodicalId":218056,"journal":{"name":"Proceedings EURO-DAC '92: European Design Automation Conference","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1992-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of complex systems with a VHDL based methodology\",\"authors\":\"S. Amadori, P. Coerezza\",\"doi\":\"10.1109/EURDAC.1992.246198\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The design of complex systems requires a solid methodology in order to avoid dangerous anarchy during the design phase and to increase the overall quality of the final product. The presented methodology is founded on the use of VHSIC hardware description language (VHDL) as a common modeling language. The authors discuss modeling techniques in different areas: memory devices, ASICs, mu -processors and buses. An overview of some internally developed tools is presented.<<ETX>>\",\"PeriodicalId\":218056,\"journal\":{\"name\":\"Proceedings EURO-DAC '92: European Design Automation Conference\",\"volume\":\"61 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1992-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings EURO-DAC '92: European Design Automation Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EURDAC.1992.246198\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings EURO-DAC '92: European Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EURDAC.1992.246198","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of complex systems with a VHDL based methodology
The design of complex systems requires a solid methodology in order to avoid dangerous anarchy during the design phase and to increase the overall quality of the final product. The presented methodology is founded on the use of VHSIC hardware description language (VHDL) as a common modeling language. The authors discuss modeling techniques in different areas: memory devices, ASICs, mu -processors and buses. An overview of some internally developed tools is presented.<>
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
