用于帧交换网络的通用10gbps组装边缘节点和测试平台

A. Mutter, M. Köhn, M. Sund
{"title":"用于帧交换网络的通用10gbps组装边缘节点和测试平台","authors":"A. Mutter, M. Köhn, M. Sund","doi":"10.1109/TRIDENTCOM.2009.4976201","DOIUrl":null,"url":null,"abstract":"Packet assembly at the network edge is one solution to reduce the high packet rates in core network switches. For this, specialized edge nodes called Assembly Units are needed that assemble client packets into containers and vice versa. In this paper we present the detailed architecture and implementation of a generic Frame Assembly Unit for the Frame Switching architecture along with the testbed used for validation. Our design supports timer and threshold based assembly including packet fragmentation for fixed and variable size container frames at 10 Gbps per direction. For assembly and packet delineation we use the ITU-T Generic Framing Procedure. We report performance and implementation results for an overall design that operates with a 128 Bit data-path at 100 MHz on Xilinx Virtex4 FPGAs","PeriodicalId":254380,"journal":{"name":"2009 5th International Conference on Testbeds and Research Infrastructures for the Development of Networks & Communities and Workshops","volume":"76 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-04-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A generic 10 Gbps assembly edge node and testbed for frame switching networks\",\"authors\":\"A. Mutter, M. Köhn, M. Sund\",\"doi\":\"10.1109/TRIDENTCOM.2009.4976201\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Packet assembly at the network edge is one solution to reduce the high packet rates in core network switches. For this, specialized edge nodes called Assembly Units are needed that assemble client packets into containers and vice versa. In this paper we present the detailed architecture and implementation of a generic Frame Assembly Unit for the Frame Switching architecture along with the testbed used for validation. Our design supports timer and threshold based assembly including packet fragmentation for fixed and variable size container frames at 10 Gbps per direction. For assembly and packet delineation we use the ITU-T Generic Framing Procedure. We report performance and implementation results for an overall design that operates with a 128 Bit data-path at 100 MHz on Xilinx Virtex4 FPGAs\",\"PeriodicalId\":254380,\"journal\":{\"name\":\"2009 5th International Conference on Testbeds and Research Infrastructures for the Development of Networks & Communities and Workshops\",\"volume\":\"76 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-04-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 5th International Conference on Testbeds and Research Infrastructures for the Development of Networks & Communities and Workshops\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TRIDENTCOM.2009.4976201\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 5th International Conference on Testbeds and Research Infrastructures for the Development of Networks & Communities and Workshops","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TRIDENTCOM.2009.4976201","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

在网络边缘进行分组是降低核心网络交换机中高分组速率的一种解决方案。为此,需要称为组装单元的专用边缘节点将客户机数据包组装到容器中,反之亦然。在本文中,我们给出了用于帧交换架构的通用帧组装单元的详细架构和实现,以及用于验证的测试平台。我们的设计支持基于定时器和阈值的组装,包括固定和可变大小的容器帧的数据包碎片,每个方向10 Gbps。对于组装和分组描述,我们使用ITU-T通用分帧程序。我们报告了在Xilinx Virtex4 fpga上以100 MHz的128位数据路径运行的总体设计的性能和实现结果
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A generic 10 Gbps assembly edge node and testbed for frame switching networks
Packet assembly at the network edge is one solution to reduce the high packet rates in core network switches. For this, specialized edge nodes called Assembly Units are needed that assemble client packets into containers and vice versa. In this paper we present the detailed architecture and implementation of a generic Frame Assembly Unit for the Frame Switching architecture along with the testbed used for validation. Our design supports timer and threshold based assembly including packet fragmentation for fixed and variable size container frames at 10 Gbps per direction. For assembly and packet delineation we use the ITU-T Generic Framing Procedure. We report performance and implementation results for an overall design that operates with a 128 Bit data-path at 100 MHz on Xilinx Virtex4 FPGAs
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信