带有微凸点的3D晶圆薄壁预组装工艺的挑战与解决方案

A. Podpod, C. Demeurisse, C. Gerets, K. Rebibis, G. Capuz, F. Duval, A. Phommahaxay, E. Sleeckx, H. Struyf, R. A. Miller, G. Beyer, E. Beyne
{"title":"带有微凸点的3D晶圆薄壁预组装工艺的挑战与解决方案","authors":"A. Podpod, C. Demeurisse, C. Gerets, K. Rebibis, G. Capuz, F. Duval, A. Phommahaxay, E. Sleeckx, H. Struyf, R. A. Miller, G. Beyer, E. Beyne","doi":"10.1109/EPTC.2014.7028283","DOIUrl":null,"url":null,"abstract":"In 3D IC technology, temporary bonding systems and stacking/assembly process are identified as critical elements given all the concerns on wafer handling amidst BEOL processes and how to do the stacking as best as one could in so many different schemes. In between the temporary bonding systems and stacking/assembly process, is a group and series of processes that link the two. This is collectively and commonly known as the pre-assembly process. This paper presents the in-house pre-assembly 3D IC process flow for thinned wafer with micro-bumps on the backside along with the different challenges on materials and processes on each step. Most importantly, this paper reports on a solution found that enabled pre-assembly process to successfully provide a bridge from temporary bonding systems to stacking/assembly process: a UV dicing tape that can handle the complexities at hand when processing thinned 3D IC wafers with backside micro bumps in pre-assembly integration.","PeriodicalId":115713,"journal":{"name":"2014 IEEE 16th Electronics Packaging Technology Conference (EPTC)","volume":"80 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Challenges and solutions on pre-assembly processes for thinned 3D wafers with micro-bumps on the backside\",\"authors\":\"A. Podpod, C. Demeurisse, C. Gerets, K. Rebibis, G. Capuz, F. Duval, A. Phommahaxay, E. Sleeckx, H. Struyf, R. A. Miller, G. Beyer, E. Beyne\",\"doi\":\"10.1109/EPTC.2014.7028283\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In 3D IC technology, temporary bonding systems and stacking/assembly process are identified as critical elements given all the concerns on wafer handling amidst BEOL processes and how to do the stacking as best as one could in so many different schemes. In between the temporary bonding systems and stacking/assembly process, is a group and series of processes that link the two. This is collectively and commonly known as the pre-assembly process. This paper presents the in-house pre-assembly 3D IC process flow for thinned wafer with micro-bumps on the backside along with the different challenges on materials and processes on each step. Most importantly, this paper reports on a solution found that enabled pre-assembly process to successfully provide a bridge from temporary bonding systems to stacking/assembly process: a UV dicing tape that can handle the complexities at hand when processing thinned 3D IC wafers with backside micro bumps in pre-assembly integration.\",\"PeriodicalId\":115713,\"journal\":{\"name\":\"2014 IEEE 16th Electronics Packaging Technology Conference (EPTC)\",\"volume\":\"80 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE 16th Electronics Packaging Technology Conference (EPTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EPTC.2014.7028283\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE 16th Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2014.7028283","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

在3D集成电路技术中,临时键合系统和堆叠/组装工艺被认为是关键因素,考虑到BEOL工艺中晶圆处理的所有问题,以及如何在这么多不同的方案中尽可能做到最好的堆叠。在临时粘合系统和堆叠/组装过程之间,是连接两者的一组和一系列过程。这就是通常所说的预装配过程。本文介绍了带有微凸点的薄晶圆的内部预组装3D集成电路工艺流程,以及每一步在材料和工艺上的不同挑战。最重要的是,本文报告了一种解决方案,该解决方案使预组装过程能够成功地提供从临时粘合系统到堆叠/组装过程的桥梁:一种UV切割带,可以在预组装集成中处理带有背面微凸起的薄3D IC晶圆时处理手上的复杂性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Challenges and solutions on pre-assembly processes for thinned 3D wafers with micro-bumps on the backside
In 3D IC technology, temporary bonding systems and stacking/assembly process are identified as critical elements given all the concerns on wafer handling amidst BEOL processes and how to do the stacking as best as one could in so many different schemes. In between the temporary bonding systems and stacking/assembly process, is a group and series of processes that link the two. This is collectively and commonly known as the pre-assembly process. This paper presents the in-house pre-assembly 3D IC process flow for thinned wafer with micro-bumps on the backside along with the different challenges on materials and processes on each step. Most importantly, this paper reports on a solution found that enabled pre-assembly process to successfully provide a bridge from temporary bonding systems to stacking/assembly process: a UV dicing tape that can handle the complexities at hand when processing thinned 3D IC wafers with backside micro bumps in pre-assembly integration.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信