低功耗高倍率精密电容倍增器

2018 5th International Conference on Signal Processing and Integrated Networks (SPIN) Pub Date : 2018-02-01 DOI:10.1109/SPIN.2018.8474039

Shashwat Singh, Jatin, N. Pandey, R. Pandey

{"title":"低功耗高倍率精密电容倍增器","authors":"Shashwat Singh, Jatin, N. Pandey, R. Pandey","doi":"10.1109/SPIN.2018.8474039","DOIUrl":null,"url":null,"abstract":"Second Generation Current Conveyors (CCIIs) based capacitance multiplier, suitable for resolving a large grounded capacitor is proposed in this paper. The realization is convenient for further integration in ICs. The effects of CCIIs non-idealities are also elaborated. The simulation results of proposed capacitance multiplier is accomplished using SPICE that holds true with the theoretical predictions.","PeriodicalId":184596,"journal":{"name":"2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)","volume":"94 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Precision Capacitance Multiplier with Low Power and High Multiplication Factor\",\"authors\":\"Shashwat Singh, Jatin, N. Pandey, R. Pandey\",\"doi\":\"10.1109/SPIN.2018.8474039\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Second Generation Current Conveyors (CCIIs) based capacitance multiplier, suitable for resolving a large grounded capacitor is proposed in this paper. The realization is convenient for further integration in ICs. The effects of CCIIs non-idealities are also elaborated. The simulation results of proposed capacitance multiplier is accomplished using SPICE that holds true with the theoretical predictions.\",\"PeriodicalId\":184596,\"journal\":{\"name\":\"2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)\",\"volume\":\"94 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPIN.2018.8474039\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPIN.2018.8474039","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

本文提出了一种基于电流传送带(CCIIs)的第二代电容倍增器，该倍增器适用于求解大型接地电容。该实现便于在集成电路中进一步集成。并阐述了ccii非理想性的影响。利用SPICE对所提出的电容倍增器进行了仿真，结果与理论预测一致。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Precision Capacitance Multiplier with Low Power and High Multiplication Factor

Second Generation Current Conveyors (CCIIs) based capacitance multiplier, suitable for resolving a large grounded capacitor is proposed in this paper. The realization is convenient for further integration in ICs. The effects of CCIIs non-idealities are also elaborated. The simulation results of proposed capacitance multiplier is accomplished using SPICE that holds true with the theoretical predictions.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)

自引率

0.00%

发文量