低压低功率PVT动态比较器的设计与验证

2018 IEEE 5th International Conference on Smart Instrumentation, Measurement and Application (ICSIMA) Pub Date : 2018-11-01 DOI:10.1109/ICSIMA.2018.8688785

J. R. Rusli, R. Sidek, Hasmayadi Majid, W.Z. Wan Hassand, M. A. Mustafa, S. Shafie

{"title":"低压低功率PVT动态比较器的设计与验证","authors":"J. R. Rusli, R. Sidek, Hasmayadi Majid, W.Z. Wan Hassand, M. A. Mustafa, S. Shafie","doi":"10.1109/ICSIMA.2018.8688785","DOIUrl":null,"url":null,"abstract":"This paper presents a low voltage low power dynamic comparator with 45 process corners verification. In 45 process corner simulation, circuit is simulated with 10% voltage supply variation, five process corners FF, SS, TT, FS, SF variation and temperature variation in between 0°C to 100°C. The comparator is simulated in 0.18µm CMOS technology with supply voltage 0.8 volt using Virtuoso Cadence tool. From simulated result, significant improvement on power consumption and delay is achieved during worst case condition. Details on verification method are presented in this paper.","PeriodicalId":222751,"journal":{"name":"2018 IEEE 5th International Conference on Smart Instrumentation, Measurement and Application (ICSIMA)","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Design and Verification of Low Voltage Low Power Dynamic Comparator over PVT Variation\",\"authors\":\"J. R. Rusli, R. Sidek, Hasmayadi Majid, W.Z. Wan Hassand, M. A. Mustafa, S. Shafie\",\"doi\":\"10.1109/ICSIMA.2018.8688785\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low voltage low power dynamic comparator with 45 process corners verification. In 45 process corner simulation, circuit is simulated with 10% voltage supply variation, five process corners FF, SS, TT, FS, SF variation and temperature variation in between 0°C to 100°C. The comparator is simulated in 0.18µm CMOS technology with supply voltage 0.8 volt using Virtuoso Cadence tool. From simulated result, significant improvement on power consumption and delay is achieved during worst case condition. Details on verification method are presented in this paper.\",\"PeriodicalId\":222751,\"journal\":{\"name\":\"2018 IEEE 5th International Conference on Smart Instrumentation, Measurement and Application (ICSIMA)\",\"volume\":\"43 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE 5th International Conference on Smart Instrumentation, Measurement and Application (ICSIMA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSIMA.2018.8688785\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 5th International Conference on Smart Instrumentation, Measurement and Application (ICSIMA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSIMA.2018.8688785","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

提出了一种具有45个工艺角验证的低压低功耗动态比较器。在45个工艺角的仿真中，电路在0°C到100°C的范围内模拟了10%电压供应变化、FF、SS、TT、FS、SF五个工艺角的变化和温度变化。该比较器采用0.18µm CMOS技术，电源电压为0.8伏，使用Virtuoso Cadence工具进行仿真。仿真结果表明，在最坏情况下，该方法在功耗和时延方面都有显著改善。本文详细介绍了验证方法。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Design and Verification of Low Voltage Low Power Dynamic Comparator over PVT Variation

This paper presents a low voltage low power dynamic comparator with 45 process corners verification. In 45 process corner simulation, circuit is simulated with 10% voltage supply variation, five process corners FF, SS, TT, FS, SF variation and temperature variation in between 0°C to 100°C. The comparator is simulated in 0.18µm CMOS technology with supply voltage 0.8 volt using Virtuoso Cadence tool. From simulated result, significant improvement on power consumption and delay is achieved during worst case condition. Details on verification method are presented in this paper.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2018 IEEE 5th International Conference on Smart Instrumentation, Measurement and Application (ICSIMA)

自引率

0.00%

发文量