Quang-Manh Duong, Quang-Kien Trinh, Hai D. Nguyen, Van‐Phuc Hoang, H. Vu, Dinh‐Ha Dao, D. Luong, Van-Toan Tran
{"title":"基于NV-RAM的可靠高速紧凑型cam匹配电路","authors":"Quang-Manh Duong, Quang-Kien Trinh, Hai D. Nguyen, Van‐Phuc Hoang, H. Vu, Dinh‐Ha Dao, D. Luong, Van-Toan Tran","doi":"10.32913/mic-ict-research.v2022.n2.1060","DOIUrl":null,"url":null,"abstract":"This paper presents an effective approach forimplementing content address memory (CAM) based on Nonvolatile random-access memory (NV-RAM) technologies. Weused the 2T-2R bitcell structure implemented on a 65nmCMOS process with a special in-memory matching circuitfor realizing low-delay and energy-efficient lookup operations.The simulation results on Synopsys HSPICE indicate that theproposed CAM design can achieve a search error rate of0.03-4.61%, search energy per bit of 4.36-6.47 fJ, and anextremely small search latency varying from 0.11-0.12 nsdepending on the specific design configurations.","PeriodicalId":432355,"journal":{"name":"Research and Development on Information and Communication Technology","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-09-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Reliable High-speed Compact In-memory Matching Circuit for CAM-Application Based on NV-RAM\",\"authors\":\"Quang-Manh Duong, Quang-Kien Trinh, Hai D. Nguyen, Van‐Phuc Hoang, H. Vu, Dinh‐Ha Dao, D. Luong, Van-Toan Tran\",\"doi\":\"10.32913/mic-ict-research.v2022.n2.1060\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an effective approach forimplementing content address memory (CAM) based on Nonvolatile random-access memory (NV-RAM) technologies. Weused the 2T-2R bitcell structure implemented on a 65nmCMOS process with a special in-memory matching circuitfor realizing low-delay and energy-efficient lookup operations.The simulation results on Synopsys HSPICE indicate that theproposed CAM design can achieve a search error rate of0.03-4.61%, search energy per bit of 4.36-6.47 fJ, and anextremely small search latency varying from 0.11-0.12 nsdepending on the specific design configurations.\",\"PeriodicalId\":432355,\"journal\":{\"name\":\"Research and Development on Information and Communication Technology\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-09-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Research and Development on Information and Communication Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.32913/mic-ict-research.v2022.n2.1060\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Research and Development on Information and Communication Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.32913/mic-ict-research.v2022.n2.1060","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Reliable High-speed Compact In-memory Matching Circuit for CAM-Application Based on NV-RAM
This paper presents an effective approach forimplementing content address memory (CAM) based on Nonvolatile random-access memory (NV-RAM) technologies. Weused the 2T-2R bitcell structure implemented on a 65nmCMOS process with a special in-memory matching circuitfor realizing low-delay and energy-efficient lookup operations.The simulation results on Synopsys HSPICE indicate that theproposed CAM design can achieve a search error rate of0.03-4.61%, search energy per bit of 4.36-6.47 fJ, and anextremely small search latency varying from 0.11-0.12 nsdepending on the specific design configurations.