Y. Nakagawa, M. Muraguchi, H. Kawamura, Kyoji Ohashi, K. Sakaguchi, K. Araki
{"title":"用于实现RFID (ISO18000-3 MODE 2)读写器的新型多级多路数字下变频","authors":"Y. Nakagawa, M. Muraguchi, H. Kawamura, Kyoji Ohashi, K. Sakaguchi, K. Araki","doi":"10.1109/VETECS.2007.475","DOIUrl":null,"url":null,"abstract":"Implementation of RFID reader/writer on software defined radio is studied in this paper. The target RFID is ISO 18000-3 mode 2 which has 8 reply channels for simultaneous communication with 8 different RFID tags. In the software defined radio architecture, the 8 reply channels are sampled at a single A/D converter and separated by digital down converters, whereas conventional RFID architecture has redundant 8 parallel analog down converters. A novel multi-stage transmultiplexing digital down converter is proposed for efficient implementation of multi-channel digital down converter. Moreover the proposed architecture is implemented on a FPGA evaluation board, and validity of the system is confirmed on a real hardware.","PeriodicalId":357168,"journal":{"name":"2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-04-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"Novel Multi-Stage Transmultiplexing Digital Down Converter for Implementation of RFID (ISO18000-3 MODE 2) Reader/Writer\",\"authors\":\"Y. Nakagawa, M. Muraguchi, H. Kawamura, Kyoji Ohashi, K. Sakaguchi, K. Araki\",\"doi\":\"10.1109/VETECS.2007.475\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Implementation of RFID reader/writer on software defined radio is studied in this paper. The target RFID is ISO 18000-3 mode 2 which has 8 reply channels for simultaneous communication with 8 different RFID tags. In the software defined radio architecture, the 8 reply channels are sampled at a single A/D converter and separated by digital down converters, whereas conventional RFID architecture has redundant 8 parallel analog down converters. A novel multi-stage transmultiplexing digital down converter is proposed for efficient implementation of multi-channel digital down converter. Moreover the proposed architecture is implemented on a FPGA evaluation board, and validity of the system is confirmed on a real hardware.\",\"PeriodicalId\":357168,\"journal\":{\"name\":\"2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-04-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VETECS.2007.475\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VETECS.2007.475","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Novel Multi-Stage Transmultiplexing Digital Down Converter for Implementation of RFID (ISO18000-3 MODE 2) Reader/Writer
Implementation of RFID reader/writer on software defined radio is studied in this paper. The target RFID is ISO 18000-3 mode 2 which has 8 reply channels for simultaneous communication with 8 different RFID tags. In the software defined radio architecture, the 8 reply channels are sampled at a single A/D converter and separated by digital down converters, whereas conventional RFID architecture has redundant 8 parallel analog down converters. A novel multi-stage transmultiplexing digital down converter is proposed for efficient implementation of multi-channel digital down converter. Moreover the proposed architecture is implemented on a FPGA evaluation board, and validity of the system is confirmed on a real hardware.