FPGA外设接口的嵌入驱动

S. Bhandari, S. Pujari, S. Subbaraman
{"title":"FPGA外设接口的嵌入驱动","authors":"S. Bhandari, S. Pujari, S. Subbaraman","doi":"10.1109/ICETET.2008.205","DOIUrl":null,"url":null,"abstract":"The paper covers a simple RTL implementation of a command processor with its associated macroinstructions implemented on FPGA device to drive an external peripherals having processor like bus interface. Soft processor is used inside FPGA device to handle the tasks of software driver for peripheral controller. The paper discusses an approach to mimic a simple soft processor to handle the task at core layer of driver for basic communication with peripherals connected to FPGA. The present architecture envisages a three-tier implementation of peripheral hardware software co-design interface. The Top level is an application processor connected to FPGA for handling high-level application layers. The application processor could be a generic processor or a DSP. The next second level is a soft processor embedded in FPGA for handling middle layer software. Command processor or pre-processor handles the third bottom core layer task/command specific processing.","PeriodicalId":269929,"journal":{"name":"2008 First International Conference on Emerging Trends in Engineering and Technology","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Embedding Driver for a Peripheral Interface on FPGA\",\"authors\":\"S. Bhandari, S. Pujari, S. Subbaraman\",\"doi\":\"10.1109/ICETET.2008.205\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper covers a simple RTL implementation of a command processor with its associated macroinstructions implemented on FPGA device to drive an external peripherals having processor like bus interface. Soft processor is used inside FPGA device to handle the tasks of software driver for peripheral controller. The paper discusses an approach to mimic a simple soft processor to handle the task at core layer of driver for basic communication with peripherals connected to FPGA. The present architecture envisages a three-tier implementation of peripheral hardware software co-design interface. The Top level is an application processor connected to FPGA for handling high-level application layers. The application processor could be a generic processor or a DSP. The next second level is a soft processor embedded in FPGA for handling middle layer software. Command processor or pre-processor handles the third bottom core layer task/command specific processing.\",\"PeriodicalId\":269929,\"journal\":{\"name\":\"2008 First International Conference on Emerging Trends in Engineering and Technology\",\"volume\":\"52 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-07-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 First International Conference on Emerging Trends in Engineering and Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICETET.2008.205\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 First International Conference on Emerging Trends in Engineering and Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICETET.2008.205","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文介绍了一个命令处理器的简单RTL实现及其在FPGA器件上实现的相关宏指令,以驱动具有处理器类总线接口的外部外设。软处理器用于FPGA器件内部处理外设控制器的软件驱动任务。本文讨论了一种模拟一个简单的软处理器来处理与FPGA连接的外设基本通信的驱动核心层任务的方法。目前的架构设想了外围硬件软件协同设计接口的三层实现。顶层是连接到FPGA的应用处理器,用于处理高级应用层。应用处理器可以是通用处理器或DSP。下一层是嵌入在FPGA中的软处理器,用于处理中间层软件。命令处理器或预处理器处理第三底层核心层任务/命令特定处理。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Embedding Driver for a Peripheral Interface on FPGA
The paper covers a simple RTL implementation of a command processor with its associated macroinstructions implemented on FPGA device to drive an external peripherals having processor like bus interface. Soft processor is used inside FPGA device to handle the tasks of software driver for peripheral controller. The paper discusses an approach to mimic a simple soft processor to handle the task at core layer of driver for basic communication with peripherals connected to FPGA. The present architecture envisages a three-tier implementation of peripheral hardware software co-design interface. The Top level is an application processor connected to FPGA for handling high-level application layers. The application processor could be a generic processor or a DSP. The next second level is a soft processor embedded in FPGA for handling middle layer software. Command processor or pre-processor handles the third bottom core layer task/command specific processing.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信