Zhen Li, C. Monat, S. L. Beux, X. Letartre, I. O’Connor
{"title":"一种高能效可重构纳米光子计算架构设计:光学查找表","authors":"Zhen Li, C. Monat, S. L. Beux, X. Letartre, I. O’Connor","doi":"10.1109/ICRC.2017.8123670","DOIUrl":null,"url":null,"abstract":"We present an energy-efficient on-chip reconfigurable computing architecture, the so-called OLUT, which is an optical core implementation of a lookup table. It offers significant improvement with respect to optical directed logic architectures, through allowing the use of wavelength division multiplexing (WDM) for computation parallelism. We performed a design space exploration that elucidates the add-drop filter characteristics needed to produce a computing architecture with high computation reliability (BER~10-18) and low energy consumption. Analytical results demonstrate the potential of the resulting OLUT implementation to reach <100 fJ/bit per logic operation, which may meet future demands for on-chip optical FPGAs.","PeriodicalId":125114,"journal":{"name":"2017 IEEE International Conference on Rebooting Computing (ICRC)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"An Energy-Efficient Reconfigurable Nanophotonic Computing Architecture Design: Optical Lookup Table\",\"authors\":\"Zhen Li, C. Monat, S. L. Beux, X. Letartre, I. O’Connor\",\"doi\":\"10.1109/ICRC.2017.8123670\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present an energy-efficient on-chip reconfigurable computing architecture, the so-called OLUT, which is an optical core implementation of a lookup table. It offers significant improvement with respect to optical directed logic architectures, through allowing the use of wavelength division multiplexing (WDM) for computation parallelism. We performed a design space exploration that elucidates the add-drop filter characteristics needed to produce a computing architecture with high computation reliability (BER~10-18) and low energy consumption. Analytical results demonstrate the potential of the resulting OLUT implementation to reach <100 fJ/bit per logic operation, which may meet future demands for on-chip optical FPGAs.\",\"PeriodicalId\":125114,\"journal\":{\"name\":\"2017 IEEE International Conference on Rebooting Computing (ICRC)\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE International Conference on Rebooting Computing (ICRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICRC.2017.8123670\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE International Conference on Rebooting Computing (ICRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICRC.2017.8123670","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
An Energy-Efficient Reconfigurable Nanophotonic Computing Architecture Design: Optical Lookup Table
We present an energy-efficient on-chip reconfigurable computing architecture, the so-called OLUT, which is an optical core implementation of a lookup table. It offers significant improvement with respect to optical directed logic architectures, through allowing the use of wavelength division multiplexing (WDM) for computation parallelism. We performed a design space exploration that elucidates the add-drop filter characteristics needed to produce a computing architecture with high computation reliability (BER~10-18) and low energy consumption. Analytical results demonstrate the potential of the resulting OLUT implementation to reach <100 fJ/bit per logic operation, which may meet future demands for on-chip optical FPGAs.