高度坚固的1200 V 80 mQ 4-H SiC功率MOSFET

I. Ji, Amaury Gendron-Hansen, Ming-Zhen Lee, E. Maxwell, B. Odekirk, D. Sdrulla, Changsoo Hong, A. Kashyap, F. Faheem
{"title":"高度坚固的1200 V 80 mQ 4-H SiC功率MOSFET","authors":"I. Ji, Amaury Gendron-Hansen, Ming-Zhen Lee, E. Maxwell, B. Odekirk, D. Sdrulla, Changsoo Hong, A. Kashyap, F. Faheem","doi":"10.23919/ISPSD.2017.7988995","DOIUrl":null,"url":null,"abstract":"A novel 1200 V, 80 mΩ 4-H SiC power MOSFET with a shallow step p-body has been proposed for applications with highly rugged requirements. The innovative p-body design mitigates the problems arising due to the electric-field concentration at the corners that trigger the parasitic bipolar structure in conventional planar DMOS devices. TCAD simulations of the proposed device clearly demonstrate this improvement, along with significantly lower impact ionization rates at the corner of the p-body. The shallow step p-body approach, combined with a robust gate oxide and layout design, contributed to an industry-leading UIS capability of 2900 mJ of single pulse avalanche energy, and 5.8 μs of short circuit withstand time.","PeriodicalId":202561,"journal":{"name":"2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"Highly rugged 1200 V 80 mQ 4-H SiC power MOSFET\",\"authors\":\"I. Ji, Amaury Gendron-Hansen, Ming-Zhen Lee, E. Maxwell, B. Odekirk, D. Sdrulla, Changsoo Hong, A. Kashyap, F. Faheem\",\"doi\":\"10.23919/ISPSD.2017.7988995\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel 1200 V, 80 mΩ 4-H SiC power MOSFET with a shallow step p-body has been proposed for applications with highly rugged requirements. The innovative p-body design mitigates the problems arising due to the electric-field concentration at the corners that trigger the parasitic bipolar structure in conventional planar DMOS devices. TCAD simulations of the proposed device clearly demonstrate this improvement, along with significantly lower impact ionization rates at the corner of the p-body. The shallow step p-body approach, combined with a robust gate oxide and layout design, contributed to an industry-leading UIS capability of 2900 mJ of single pulse avalanche energy, and 5.8 μs of short circuit withstand time.\",\"PeriodicalId\":202561,\"journal\":{\"name\":\"2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/ISPSD.2017.7988995\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/ISPSD.2017.7988995","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

摘要

提出了一种新颖的1200 V, 80 mΩ 4-H SiC功率MOSFET,具有浅阶跃p体,用于具有高度坚固要求的应用。创新的p体设计减轻了传统平面DMOS器件由于角处电场集中而引发寄生双极结构的问题。所提出的装置的TCAD模拟清楚地证明了这一改进,以及p体角处显著降低的撞击电离率。浅阶p体方法,结合强大的栅极氧化物和布局设计,使UIS具有业界领先的2900 mJ单脉冲雪崩能量和5.8 μs短路耐受时间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Highly rugged 1200 V 80 mQ 4-H SiC power MOSFET
A novel 1200 V, 80 mΩ 4-H SiC power MOSFET with a shallow step p-body has been proposed for applications with highly rugged requirements. The innovative p-body design mitigates the problems arising due to the electric-field concentration at the corners that trigger the parasitic bipolar structure in conventional planar DMOS devices. TCAD simulations of the proposed device clearly demonstrate this improvement, along with significantly lower impact ionization rates at the corner of the p-body. The shallow step p-body approach, combined with a robust gate oxide and layout design, contributed to an industry-leading UIS capability of 2900 mJ of single pulse avalanche energy, and 5.8 μs of short circuit withstand time.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信