一个高灵敏度,低功耗的相位控制电流源,用于Gsamples/s锁相环

Ting-Hsu Chien, Chi-Sheng Lin, D. Chang, Y. Juang, Chun-Ming Huang
{"title":"一个高灵敏度,低功耗的相位控制电流源,用于Gsamples/s锁相环","authors":"Ting-Hsu Chien, Chi-Sheng Lin, D. Chang, Y. Juang, Chun-Ming Huang","doi":"10.1109/MWSYM.2008.4633149","DOIUrl":null,"url":null,"abstract":"Operating up to 3.2-GHz with power consumption of 1.32mW, a Phase Controlled Current Source (PCCS) capable of both phase frequency comparing and current providing is presented. Benefiting from simple, feed-forward operation characteristic, the PCCS minimizes the short current issue while maintaining free dead zone feature. The phase and frequency sensitivities of the PCCS have been measured to demonstrate its performance. With a reference source ranging from 2.1-GHz to 3.2-GHz, a PLL embedding the PCCS achieves phase noise around −100 dBc/Hz at 1-kHz offset. The lowest phase noise at 1MHz offset is −131 dBc/Hz when the PLL uses a 2.3-GHz reference source.","PeriodicalId":226779,"journal":{"name":"Intelligent Memory Systems","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A high sensitivity, low power Phase Controlled Current Source for Gsamples/s phase-locked loops\",\"authors\":\"Ting-Hsu Chien, Chi-Sheng Lin, D. Chang, Y. Juang, Chun-Ming Huang\",\"doi\":\"10.1109/MWSYM.2008.4633149\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Operating up to 3.2-GHz with power consumption of 1.32mW, a Phase Controlled Current Source (PCCS) capable of both phase frequency comparing and current providing is presented. Benefiting from simple, feed-forward operation characteristic, the PCCS minimizes the short current issue while maintaining free dead zone feature. The phase and frequency sensitivities of the PCCS have been measured to demonstrate its performance. With a reference source ranging from 2.1-GHz to 3.2-GHz, a PLL embedding the PCCS achieves phase noise around −100 dBc/Hz at 1-kHz offset. The lowest phase noise at 1MHz offset is −131 dBc/Hz when the PLL uses a 2.3-GHz reference source.\",\"PeriodicalId\":226779,\"journal\":{\"name\":\"Intelligent Memory Systems\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Intelligent Memory Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSYM.2008.4633149\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Intelligent Memory Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSYM.2008.4633149","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

提出了一种工作频率高达3.2 ghz,功耗为1.32mW的相控电流源(PCCS),它既能比较相位频率,又能提供电流。得益于简单的前馈操作特性,PCCS在保持无死区特性的同时最大限度地减少了短电流问题。测量了PCCS的相位和频率灵敏度,以证明其性能。参考源范围为2.1 ghz至3.2 ghz时,嵌入PCCS的锁相环在1 khz偏移时可实现约为- 100 dBc/Hz的相位噪声。当锁相环使用2.3 ghz参考源时,1MHz偏移时的最低相位噪声为- 131 dBc/Hz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A high sensitivity, low power Phase Controlled Current Source for Gsamples/s phase-locked loops
Operating up to 3.2-GHz with power consumption of 1.32mW, a Phase Controlled Current Source (PCCS) capable of both phase frequency comparing and current providing is presented. Benefiting from simple, feed-forward operation characteristic, the PCCS minimizes the short current issue while maintaining free dead zone feature. The phase and frequency sensitivities of the PCCS have been measured to demonstrate its performance. With a reference source ranging from 2.1-GHz to 3.2-GHz, a PLL embedding the PCCS achieves phase noise around −100 dBc/Hz at 1-kHz offset. The lowest phase noise at 1MHz offset is −131 dBc/Hz when the PLL uses a 2.3-GHz reference source.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信