基于ram的fpga容错状态机

22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007) Pub Date : 2007-09-26 DOI:10.1109/DFT.2007.33

L. Frigerio, F. Salice

{"title":"基于ram的fpga容错状态机","authors":"L. Frigerio, F. Salice","doi":"10.1109/DFT.2007.33","DOIUrl":null,"url":null,"abstract":"The paper presents a solution to protect FSM implemented on FPGAs from SEU, exploiting the embedded memories available in modern FPGA devices and a Hamming code for error detection and correction. A fault tolerant FSM architecture is presented, along with a generator to automate the FSM implementation. Experimental results show that this solution is particularly suited especially when FSMs with a large number of outputs are present in the target design.","PeriodicalId":259700,"journal":{"name":"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)","volume":"53 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"RAM-based fault tolerant state machines for FPGAs\",\"authors\":\"L. Frigerio, F. Salice\",\"doi\":\"10.1109/DFT.2007.33\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper presents a solution to protect FSM implemented on FPGAs from SEU, exploiting the embedded memories available in modern FPGA devices and a Hamming code for error detection and correction. A fault tolerant FSM architecture is presented, along with a generator to automate the FSM implementation. Experimental results show that this solution is particularly suited especially when FSMs with a large number of outputs are present in the target design.\",\"PeriodicalId\":259700,\"journal\":{\"name\":\"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)\",\"volume\":\"53 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-09-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DFT.2007.33\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT.2007.33","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 11

摘要

本文利用现代FPGA器件的嵌入式存储器和汉明码进行错误检测和纠错，提出了一种保护FPGA上实现的FSM不受SEU干扰的解决方案。提出了一个容错的FSM架构，以及一个自动实现FSM的生成器。实验结果表明，该方法特别适用于具有大量输出的fsm的目标设计。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

RAM-based fault tolerant state machines for FPGAs

The paper presents a solution to protect FSM implemented on FPGAs from SEU, exploiting the embedded memories available in modern FPGA devices and a Hamming code for error detection and correction. A fault tolerant FSM architecture is presented, along with a generator to automate the FSM implementation. Experimental results show that this solution is particularly suited especially when FSMs with a large number of outputs are present in the target design.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007)

自引率

0.00%

发文量