低压FB-VDIBA及双路滤波器的设计与分析

2018 5th International Conference on Signal Processing and Integrated Networks (SPIN) Pub Date : 2018-02-01 DOI:10.1109/SPIN.2018.8474200

S. Kumari, Maneesha Gupta

{"title":"低压FB-VDIBA及双路滤波器的设计与分析","authors":"S. Kumari, Maneesha Gupta","doi":"10.1109/SPIN.2018.8474200","DOIUrl":null,"url":null,"abstract":"In this work, a low voltage design of Fully Balanced Voltage Differencing Inverting Buffered Amplifier (FB-VDIBA) designed using dynamic threshold MOSFET (DTMOS). It consists of eight DTMOS transistors and rest all are traditional transistors. The transconductance and power dissipation of proposed FB-VDIBA are 1mS and 0.476mW respectively. The proposed circuit operates at ±0.4V supply voltage. To illustrate the validity of proposed FB-VDIBA, a voltage mode biquad filter is implemented. The natural frequency of biquad filter based on proposed FB-VDIBA is 7.9MHz. The FB-VDIBA and its biquad filter are implemented and simulated employing TSMC 180nm CMOS technology in Cadence tool.","PeriodicalId":184596,"journal":{"name":"2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)","volume":"51 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A Design and Analysis of Low Voltage FB-VDIBA and Biquad Filter Application\",\"authors\":\"S. Kumari, Maneesha Gupta\",\"doi\":\"10.1109/SPIN.2018.8474200\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, a low voltage design of Fully Balanced Voltage Differencing Inverting Buffered Amplifier (FB-VDIBA) designed using dynamic threshold MOSFET (DTMOS). It consists of eight DTMOS transistors and rest all are traditional transistors. The transconductance and power dissipation of proposed FB-VDIBA are 1mS and 0.476mW respectively. The proposed circuit operates at ±0.4V supply voltage. To illustrate the validity of proposed FB-VDIBA, a voltage mode biquad filter is implemented. The natural frequency of biquad filter based on proposed FB-VDIBA is 7.9MHz. The FB-VDIBA and its biquad filter are implemented and simulated employing TSMC 180nm CMOS technology in Cadence tool.\",\"PeriodicalId\":184596,\"journal\":{\"name\":\"2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)\",\"volume\":\"51 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPIN.2018.8474200\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPIN.2018.8474200","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

本文采用动态阈值MOSFET (DTMOS)设计了一种低压全平衡压差反相缓冲放大器(FB-VDIBA)。它由8个DTMOS晶体管组成，其余都是传统晶体管。所提出的FB-VDIBA的跨导和功耗分别为1mS和0.476mW。该电路工作在±0.4V电源电压下。为了说明所提出的FB-VDIBA的有效性，实现了一个电压模式双组滤波器。基于所提出的FB-VDIBA双路滤波器的固有频率为7.9MHz。利用TSMC 180nm CMOS技术，在Cadence工具中实现了FB-VDIBA及其双滤波器。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Design and Analysis of Low Voltage FB-VDIBA and Biquad Filter Application

In this work, a low voltage design of Fully Balanced Voltage Differencing Inverting Buffered Amplifier (FB-VDIBA) designed using dynamic threshold MOSFET (DTMOS). It consists of eight DTMOS transistors and rest all are traditional transistors. The transconductance and power dissipation of proposed FB-VDIBA are 1mS and 0.476mW respectively. The proposed circuit operates at ±0.4V supply voltage. To illustrate the validity of proposed FB-VDIBA, a voltage mode biquad filter is implemented. The natural frequency of biquad filter based on proposed FB-VDIBA is 7.9MHz. The FB-VDIBA and its biquad filter are implemented and simulated employing TSMC 180nm CMOS technology in Cadence tool.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2018 5th International Conference on Signal Processing and Integrated Networks (SPIN)

自引率

0.00%

发文量