减少完全耗尽的dg - mosfet的断态泄漏电流

Saji Joseph, George James, T. Mathew
{"title":"减少完全耗尽的dg - mosfet的断态泄漏电流","authors":"Saji Joseph, George James, T. Mathew","doi":"10.1109/ELECTRO.2009.5441150","DOIUrl":null,"url":null,"abstract":"This paper will discuss the analysis and reduction of off-state leakage current on DG MOSFETs. We examine the influence of channel length (Lg) and channel thickness (Tsi) on device performance of nanoscale Double Gate (DG) MOSFETs, employing Non-equilibrium Green's function (NEGF) formalism. When the channel length is shrinks down, the electrostatic controllability of the gate over the channel decreases due to the increased charge sharing from source/drain. The present work provides design insights into the performance of nanoscale DG-MOSFET devices with optimal channel engineering and serves as a tool to optimize important device and technological parameters for 10–24′nm range.","PeriodicalId":149384,"journal":{"name":"2009 International Conference on Emerging Trends in Electronic and Photonic Devices & Systems","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2009-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Reduction of off-state leakage current on fully depleted DG-MOSFETs\",\"authors\":\"Saji Joseph, George James, T. Mathew\",\"doi\":\"10.1109/ELECTRO.2009.5441150\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper will discuss the analysis and reduction of off-state leakage current on DG MOSFETs. We examine the influence of channel length (Lg) and channel thickness (Tsi) on device performance of nanoscale Double Gate (DG) MOSFETs, employing Non-equilibrium Green's function (NEGF) formalism. When the channel length is shrinks down, the electrostatic controllability of the gate over the channel decreases due to the increased charge sharing from source/drain. The present work provides design insights into the performance of nanoscale DG-MOSFET devices with optimal channel engineering and serves as a tool to optimize important device and technological parameters for 10–24′nm range.\",\"PeriodicalId\":149384,\"journal\":{\"name\":\"2009 International Conference on Emerging Trends in Electronic and Photonic Devices & Systems\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 International Conference on Emerging Trends in Electronic and Photonic Devices & Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ELECTRO.2009.5441150\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Conference on Emerging Trends in Electronic and Photonic Devices & Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ELECTRO.2009.5441150","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文将讨论DG mosfet的失态漏电流分析和减小方法。采用非平衡格林函数(NEGF)形式,研究了沟道长度(Lg)和沟道厚度(Tsi)对纳米级双栅mosfet器件性能的影响。当沟道长度减小时,由于来自源/漏的电荷共享增加,沟道上栅极的静电可控性降低。本工作提供了具有最佳通道工程的纳米级DG-MOSFET器件性能的设计见解,并可作为优化10-24'nm范围内重要器件和技术参数的工具。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Reduction of off-state leakage current on fully depleted DG-MOSFETs
This paper will discuss the analysis and reduction of off-state leakage current on DG MOSFETs. We examine the influence of channel length (Lg) and channel thickness (Tsi) on device performance of nanoscale Double Gate (DG) MOSFETs, employing Non-equilibrium Green's function (NEGF) formalism. When the channel length is shrinks down, the electrostatic controllability of the gate over the channel decreases due to the increased charge sharing from source/drain. The present work provides design insights into the performance of nanoscale DG-MOSFET devices with optimal channel engineering and serves as a tool to optimize important device and technological parameters for 10–24′nm range.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信