用于逻辑电路和系统的新型电容式MEMS逻辑门

H. Samaali, Mohamed Amin Ben Hassena, F. Najar
{"title":"用于逻辑电路和系统的新型电容式MEMS逻辑门","authors":"H. Samaali, Mohamed Amin Ben Hassena, F. Najar","doi":"10.1109/DTS52014.2021.9498255","DOIUrl":null,"url":null,"abstract":"A novel design based on capacitors dedicated to the low power logic circuits and systems is presented in this work. This design is based on MEMS architectures and is intended to achieve binary logic functions for a better efficiency that by using solid-state transistors. The excessive feature of the proposed design is the use of only a single bit MEMS switch instead of many CMOS transistors in order to implement a logic gate, whether it is fundamental logic gate, AND, OR, or universal logic gates XOR, NAND, NOR. The proposed design consists of two symmetric capacitors. The capacitors are coupled mechanically but isolated electrically. A gap-closing input capacitor controls a gap-closing capacitor at the output. A compact and accurate electromechanical model has been developed. We demonstrate using electromechanical simulations the ability of the MEMS design for binary logic functions.","PeriodicalId":158426,"journal":{"name":"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Novel Capacitive MEMS Logic Gates For Logic Circuits and Systems\",\"authors\":\"H. Samaali, Mohamed Amin Ben Hassena, F. Najar\",\"doi\":\"10.1109/DTS52014.2021.9498255\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel design based on capacitors dedicated to the low power logic circuits and systems is presented in this work. This design is based on MEMS architectures and is intended to achieve binary logic functions for a better efficiency that by using solid-state transistors. The excessive feature of the proposed design is the use of only a single bit MEMS switch instead of many CMOS transistors in order to implement a logic gate, whether it is fundamental logic gate, AND, OR, or universal logic gates XOR, NAND, NOR. The proposed design consists of two symmetric capacitors. The capacitors are coupled mechanically but isolated electrically. A gap-closing input capacitor controls a gap-closing capacitor at the output. A compact and accurate electromechanical model has been developed. We demonstrate using electromechanical simulations the ability of the MEMS design for binary logic functions.\",\"PeriodicalId\":158426,\"journal\":{\"name\":\"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)\",\"volume\":\"54 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTS52014.2021.9498255\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTS52014.2021.9498255","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种基于专用于低功耗逻辑电路和系统的电容器的新设计。本设计基于MEMS架构,旨在实现二进制逻辑功能,以获得比使用固态晶体管更高的效率。该设计的过度特点是只使用一个位MEMS开关而不是许多CMOS晶体管来实现逻辑门,无论是基本逻辑门,与,或,还是通用逻辑门XOR, NAND, NOR。所提出的设计由两个对称电容器组成。电容器在机械上是耦合的,但在电气上是隔离的。闭合输入电容控制闭合输出电容。建立了一个紧凑、精确的机电模型。我们用机电仿真证明了MEMS设计二进制逻辑函数的能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Novel Capacitive MEMS Logic Gates For Logic Circuits and Systems
A novel design based on capacitors dedicated to the low power logic circuits and systems is presented in this work. This design is based on MEMS architectures and is intended to achieve binary logic functions for a better efficiency that by using solid-state transistors. The excessive feature of the proposed design is the use of only a single bit MEMS switch instead of many CMOS transistors in order to implement a logic gate, whether it is fundamental logic gate, AND, OR, or universal logic gates XOR, NAND, NOR. The proposed design consists of two symmetric capacitors. The capacitors are coupled mechanically but isolated electrically. A gap-closing input capacitor controls a gap-closing capacitor at the output. A compact and accurate electromechanical model has been developed. We demonstrate using electromechanical simulations the ability of the MEMS design for binary logic functions.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信