基于赛灵思fpga的高性能32位mips CPU的功耗降低

{"title":"基于赛灵思fpga的高性能32位mips CPU的功耗降低","authors":"N. Dwivedi, Pradeep Chhawcharia","doi":"10.1007/978-981-13-1423-0_6","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":202045,"journal":{"name":"2017 IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia)","volume":"76 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-08-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Power mitigation in high-performance 32-bit MIPS-based CPU on Xilinx FPGAs\",\"authors\":\"N. Dwivedi, Pradeep Chhawcharia\",\"doi\":\"10.1007/978-981-13-1423-0_6\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":202045,\"journal\":{\"name\":\"2017 IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia)\",\"volume\":\"76 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-08-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1007/978-981-13-1423-0_6\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/978-981-13-1423-0_6","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}