用于脑处理和数值计算的2D/3D FPGA阵列

Jiang Li, Kenichi Takahashi, H. Tamukoh, M. Sekine
{"title":"用于脑处理和数值计算的2D/3D FPGA阵列","authors":"Jiang Li, Kenichi Takahashi, H. Tamukoh, M. Sekine","doi":"10.1109/ICNC.2012.6234717","DOIUrl":null,"url":null,"abstract":"We propose an FPGA Array structure that is designed to the scalable structure for executing brain processes and numerical computation for 3-D problem, and the circuits in FPGA Array are controlled from the application program running in host PC directly. Many circuits for brain processes are designed to evaluate the 3-D FPGA, also we implement arithmetic circuits that calculate 2D Poisson equation by the finite difference method to shows numerical computation performance. We also show the results of circuits for the brain processes such as voice recognition, voice synthesis, and image recognition with Self Organizing Map. We estimate the gate count of the circuit for practical brain processes.","PeriodicalId":404981,"journal":{"name":"2012 8th International Conference on Natural Computation","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-05-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"2D/3D FPGA array for brain process and numerical computation\",\"authors\":\"Jiang Li, Kenichi Takahashi, H. Tamukoh, M. Sekine\",\"doi\":\"10.1109/ICNC.2012.6234717\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We propose an FPGA Array structure that is designed to the scalable structure for executing brain processes and numerical computation for 3-D problem, and the circuits in FPGA Array are controlled from the application program running in host PC directly. Many circuits for brain processes are designed to evaluate the 3-D FPGA, also we implement arithmetic circuits that calculate 2D Poisson equation by the finite difference method to shows numerical computation performance. We also show the results of circuits for the brain processes such as voice recognition, voice synthesis, and image recognition with Self Organizing Map. We estimate the gate count of the circuit for practical brain processes.\",\"PeriodicalId\":404981,\"journal\":{\"name\":\"2012 8th International Conference on Natural Computation\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-05-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 8th International Conference on Natural Computation\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICNC.2012.6234717\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 8th International Conference on Natural Computation","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICNC.2012.6234717","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文提出了一种可扩展结构的FPGA阵列结构,用于执行脑处理和三维问题的数值计算,FPGA阵列中的电路由运行在主机上的应用程序直接控制。设计了许多脑过程电路来评估三维FPGA,并实现了用有限差分法计算二维泊松方程的算术电路,以显示其数值计算性能。我们还展示了使用自组织图进行语音识别、语音合成和图像识别等大脑过程的电路结果。我们估计实际脑过程的电路门数。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
2D/3D FPGA array for brain process and numerical computation
We propose an FPGA Array structure that is designed to the scalable structure for executing brain processes and numerical computation for 3-D problem, and the circuits in FPGA Array are controlled from the application program running in host PC directly. Many circuits for brain processes are designed to evaluate the 3-D FPGA, also we implement arithmetic circuits that calculate 2D Poisson equation by the finite difference method to shows numerical computation performance. We also show the results of circuits for the brain processes such as voice recognition, voice synthesis, and image recognition with Self Organizing Map. We estimate the gate count of the circuit for practical brain processes.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信