采用1.2 mu技术制造的1兆SRAM

B. Warren, W. Richardson, K. Kanegawa, C. Arnell, H. Shimizu, K. Nakai, S. Hara, K. Ichiba
{"title":"采用1.2 mu技术制造的1兆SRAM","authors":"B. Warren, W. Richardson, K. Kanegawa, C. Arnell, H. Shimizu, K. Nakai, S. Hara, K. Ichiba","doi":"10.1109/WAFER.1989.47535","DOIUrl":null,"url":null,"abstract":"A monolithic 1-Mb static random-access memory (SRAM) with a typical access time of 55 ns, fabricated using 1.2- mu m CMOS technology, is described. The product incorporates a design approach that permits the manufacture of next-generation products (0.8- mu m 1-Mb SRAMs) on current, well-understood production processes. The yield history using this technique supports wafer-level repetitive structures such as memory, or processor/memory combinations. Supporting actual yield data are presented. The product is constructed of many small memories that are fabricated through metal 1, then tested and laser repaired and subsequently interconnected, using a nondiscretionary metal 2 layer, into a much larger memory system.<<ETX>>","PeriodicalId":412685,"journal":{"name":"[1989] Proceedings International Conference on Wafer Scale Integration","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-01-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"A one megabit SRAM fabricated with 1.2 mu technology\",\"authors\":\"B. Warren, W. Richardson, K. Kanegawa, C. Arnell, H. Shimizu, K. Nakai, S. Hara, K. Ichiba\",\"doi\":\"10.1109/WAFER.1989.47535\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A monolithic 1-Mb static random-access memory (SRAM) with a typical access time of 55 ns, fabricated using 1.2- mu m CMOS technology, is described. The product incorporates a design approach that permits the manufacture of next-generation products (0.8- mu m 1-Mb SRAMs) on current, well-understood production processes. The yield history using this technique supports wafer-level repetitive structures such as memory, or processor/memory combinations. Supporting actual yield data are presented. The product is constructed of many small memories that are fabricated through metal 1, then tested and laser repaired and subsequently interconnected, using a nondiscretionary metal 2 layer, into a much larger memory system.<<ETX>>\",\"PeriodicalId\":412685,\"journal\":{\"name\":\"[1989] Proceedings International Conference on Wafer Scale Integration\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-01-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[1989] Proceedings International Conference on Wafer Scale Integration\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/WAFER.1989.47535\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1989] Proceedings International Conference on Wafer Scale Integration","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WAFER.1989.47535","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

摘要

介绍了一种采用1.2 μ m CMOS技术制作的单片1mb静态随机存取存储器(SRAM),典型存取时间为55ns。该产品采用了一种设计方法,允许在当前的、众所周知的生产工艺上制造下一代产品(0.8 μ m 1mb sram)。使用该技术的良率历史支持晶圆级重复结构,如内存或处理器/内存组合。给出了支持实际产量的数据。该产品由许多小型存储器组成,这些存储器通过金属制造,然后测试和激光修复,随后使用非任意金属层连接成一个更大的存储系统。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A one megabit SRAM fabricated with 1.2 mu technology
A monolithic 1-Mb static random-access memory (SRAM) with a typical access time of 55 ns, fabricated using 1.2- mu m CMOS technology, is described. The product incorporates a design approach that permits the manufacture of next-generation products (0.8- mu m 1-Mb SRAMs) on current, well-understood production processes. The yield history using this technique supports wafer-level repetitive structures such as memory, or processor/memory combinations. Supporting actual yield data are presented. The product is constructed of many small memories that are fabricated through metal 1, then tested and laser repaired and subsequently interconnected, using a nondiscretionary metal 2 layer, into a much larger memory system.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信