LDO频率补偿压控电流源的分析与设计

Qiang Bian, Zushu Yan, Yuanfu Zhao, S. Yue
{"title":"LDO频率补偿压控电流源的分析与设计","authors":"Qiang Bian, Zushu Yan, Yuanfu Zhao, S. Yue","doi":"10.1109/EDSSC.2005.1635282","DOIUrl":null,"url":null,"abstract":"Using voltage controlled current source (VCCS) instead of electrical series resistance (ESR) of load capacitor to create a zero is a novel LDO frequency compensation scheme. This paper analyzes this compensation scheme, and reveals that the VCCS circuit conduces to the improvements of transient response and PSR performance of LDO. A new area compact VCCS circuit that has a nearly ideal performance in wide frequency spectrum up to 5MHzis also presented. Using VCCS, a LDO with 300mV dropout, 2.5V output voltage and l00mA output current is designed in 0.5μm CMOS technology with pretty frequency performance, transient response and PSR performance. The total on-chip capacitor employed in this LDO is less than 1pF.","PeriodicalId":429314,"journal":{"name":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Analysis and Design of Voltage Controlled Current Source for LDO Frequency Compensation\",\"authors\":\"Qiang Bian, Zushu Yan, Yuanfu Zhao, S. Yue\",\"doi\":\"10.1109/EDSSC.2005.1635282\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Using voltage controlled current source (VCCS) instead of electrical series resistance (ESR) of load capacitor to create a zero is a novel LDO frequency compensation scheme. This paper analyzes this compensation scheme, and reveals that the VCCS circuit conduces to the improvements of transient response and PSR performance of LDO. A new area compact VCCS circuit that has a nearly ideal performance in wide frequency spectrum up to 5MHzis also presented. Using VCCS, a LDO with 300mV dropout, 2.5V output voltage and l00mA output current is designed in 0.5μm CMOS technology with pretty frequency performance, transient response and PSR performance. The total on-chip capacitor employed in this LDO is less than 1pF.\",\"PeriodicalId\":429314,\"journal\":{\"name\":\"2005 IEEE Conference on Electron Devices and Solid-State Circuits\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-12-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 IEEE Conference on Electron Devices and Solid-State Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2005.1635282\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2005.1635282","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

用压控电流源(VCCS)代替负载电容的串联电阻(ESR)产生零是一种新颖的LDO频率补偿方案。本文对该补偿方案进行了分析,揭示了VCCS电路有助于提高LDO的暂态响应和PSR性能。提出了一种新的区域紧凑型VCCS电路,该电路在高达5mhz的宽频谱范围内具有近乎理想的性能。采用VCCS技术,采用0.5μm CMOS工艺设计了一个电压降为300mV、输出电压为2.5V、输出电流为l00mA的LDO,具有良好的频率性能、瞬态响应和PSR性能。在这个LDO中使用的片上电容总小于1pF。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Analysis and Design of Voltage Controlled Current Source for LDO Frequency Compensation
Using voltage controlled current source (VCCS) instead of electrical series resistance (ESR) of load capacitor to create a zero is a novel LDO frequency compensation scheme. This paper analyzes this compensation scheme, and reveals that the VCCS circuit conduces to the improvements of transient response and PSR performance of LDO. A new area compact VCCS circuit that has a nearly ideal performance in wide frequency spectrum up to 5MHzis also presented. Using VCCS, a LDO with 300mV dropout, 2.5V output voltage and l00mA output current is designed in 0.5μm CMOS technology with pretty frequency performance, transient response and PSR performance. The total on-chip capacitor employed in this LDO is less than 1pF.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信