Mohan Julien, S. Bernard, F. Soulier, V. Kerzérho, G. Cathébras
{"title":"高性能有源输入电流镜带宽增强的形式化分析","authors":"Mohan Julien, S. Bernard, F. Soulier, V. Kerzérho, G. Cathébras","doi":"10.1109/DTIS.2017.7930162","DOIUrl":null,"url":null,"abstract":"High-performance CMOS current mirrors are used in a large variety of circuit as fundamental elements of analog design. As a consequence, several topologies have been proposed over the years to improve their performances. Among these solutions, the active input is mainly used to improve the speed of high-performance current mirrors. In this paper, we develop a complete formalism to evaluate the potential gain that can be expected using this topology. It allows designers to compute the optimal solution for their current source architecture. Then, comparative case studies are given to demonstrate the efficiency of our formalism to estimate capabilities and limits of the active-input current mirror topology.","PeriodicalId":328905,"journal":{"name":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Formal analysis of bandwidth enhancement for high-performance active-input current mirror\",\"authors\":\"Mohan Julien, S. Bernard, F. Soulier, V. Kerzérho, G. Cathébras\",\"doi\":\"10.1109/DTIS.2017.7930162\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"High-performance CMOS current mirrors are used in a large variety of circuit as fundamental elements of analog design. As a consequence, several topologies have been proposed over the years to improve their performances. Among these solutions, the active input is mainly used to improve the speed of high-performance current mirrors. In this paper, we develop a complete formalism to evaluate the potential gain that can be expected using this topology. It allows designers to compute the optimal solution for their current source architecture. Then, comparative case studies are given to demonstrate the efficiency of our formalism to estimate capabilities and limits of the active-input current mirror topology.\",\"PeriodicalId\":328905,\"journal\":{\"name\":\"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTIS.2017.7930162\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2017.7930162","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Formal analysis of bandwidth enhancement for high-performance active-input current mirror
High-performance CMOS current mirrors are used in a large variety of circuit as fundamental elements of analog design. As a consequence, several topologies have been proposed over the years to improve their performances. Among these solutions, the active input is mainly used to improve the speed of high-performance current mirrors. In this paper, we develop a complete formalism to evaluate the potential gain that can be expected using this topology. It allows designers to compute the optimal solution for their current source architecture. Then, comparative case studies are given to demonstrate the efficiency of our formalism to estimate capabilities and limits of the active-input current mirror topology.