Hadley M. Siqueira, Ivan Saraiva Silva, M. Kreutz, E. Corrêa
{"title":"用于数字电视解码器的DDR SDRAM存储器控制器","authors":"Hadley M. Siqueira, Ivan Saraiva Silva, M. Kreutz, E. Corrêa","doi":"10.1109/SBESC.2011.16","DOIUrl":null,"url":null,"abstract":"This paper presents a multichannel DDR SDRAMmemory controller to be used as an IP in a set-top boxcompliant with Brazilian Digital Television System. A set-topbox is comprised by modules that access an external memorysharing the same bus. Thus, it is necessary a multichannelmemory controller to schedule accesses. This work shows thatthe implemented system running at 100 MHz can achievethe necessary bandwidth to decode and exhibit HD 1080presolution videos at 30 frames per second.","PeriodicalId":147899,"journal":{"name":"2011 Brazilian Symposium on Computing System Engineering","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"DDR SDRAM Memory Controller for Digital TV Decoders\",\"authors\":\"Hadley M. Siqueira, Ivan Saraiva Silva, M. Kreutz, E. Corrêa\",\"doi\":\"10.1109/SBESC.2011.16\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a multichannel DDR SDRAMmemory controller to be used as an IP in a set-top boxcompliant with Brazilian Digital Television System. A set-topbox is comprised by modules that access an external memorysharing the same bus. Thus, it is necessary a multichannelmemory controller to schedule accesses. This work shows thatthe implemented system running at 100 MHz can achievethe necessary bandwidth to decode and exhibit HD 1080presolution videos at 30 frames per second.\",\"PeriodicalId\":147899,\"journal\":{\"name\":\"2011 Brazilian Symposium on Computing System Engineering\",\"volume\":\"37 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 Brazilian Symposium on Computing System Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SBESC.2011.16\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 Brazilian Symposium on Computing System Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SBESC.2011.16","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
DDR SDRAM Memory Controller for Digital TV Decoders
This paper presents a multichannel DDR SDRAMmemory controller to be used as an IP in a set-top boxcompliant with Brazilian Digital Television System. A set-topbox is comprised by modules that access an external memorysharing the same bus. Thus, it is necessary a multichannelmemory controller to schedule accesses. This work shows thatthe implemented system running at 100 MHz can achievethe necessary bandwidth to decode and exhibit HD 1080presolution videos at 30 frames per second.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
