一种基于BDD的安全硬件设计方法,以防范功率分析攻击

P. De, K. Banerjee, C. Mandal
{"title":"一种基于BDD的安全硬件设计方法,以防范功率分析攻击","authors":"P. De, K. Banerjee, C. Mandal","doi":"10.1109/ISVDAT.2014.6881088","DOIUrl":null,"url":null,"abstract":"Power analysis attacks (PAAs) present a major threat towards safeguarding the secrets of cryptographic systems. We have devised a hardware countermeasure in the form of a Binary Decision Diagram (BDD) based dual-rail circuits and a supporting synthesis procedure. We have, for the first time, used the BDD to model the pre-charge generation logic while designing such a cell. Experimental results demonstrate the resistance against power analysis attacks of circuits developed using this approach, while outperforming other contemporary designs in terms of peak power variance, average power and average current. All results have been obtained using 65nm technology.","PeriodicalId":217280,"journal":{"name":"18th International Symposium on VLSI Design and Test","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-07-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A BDD based secure hardware design method to guard against power analysis attacks\",\"authors\":\"P. De, K. Banerjee, C. Mandal\",\"doi\":\"10.1109/ISVDAT.2014.6881088\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Power analysis attacks (PAAs) present a major threat towards safeguarding the secrets of cryptographic systems. We have devised a hardware countermeasure in the form of a Binary Decision Diagram (BDD) based dual-rail circuits and a supporting synthesis procedure. We have, for the first time, used the BDD to model the pre-charge generation logic while designing such a cell. Experimental results demonstrate the resistance against power analysis attacks of circuits developed using this approach, while outperforming other contemporary designs in terms of peak power variance, average power and average current. All results have been obtained using 65nm technology.\",\"PeriodicalId\":217280,\"journal\":{\"name\":\"18th International Symposium on VLSI Design and Test\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-07-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"18th International Symposium on VLSI Design and Test\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVDAT.2014.6881088\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"18th International Symposium on VLSI Design and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVDAT.2014.6881088","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

功率分析攻击(PAAs)对密码系统的秘密保护构成了重大威胁。我们设计了一种基于二进制决策图(BDD)的双轨道电路和配套合成程序的硬件对策。在设计这种电池时,我们首次使用BDD来模拟预充电生成逻辑。实验结果表明,使用这种方法开发的电路可以抵抗功率分析攻击,同时在峰值功率方差、平均功率和平均电流方面优于其他当代设计。所有结果均采用65nm工艺获得。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A BDD based secure hardware design method to guard against power analysis attacks
Power analysis attacks (PAAs) present a major threat towards safeguarding the secrets of cryptographic systems. We have devised a hardware countermeasure in the form of a Binary Decision Diagram (BDD) based dual-rail circuits and a supporting synthesis procedure. We have, for the first time, used the BDD to model the pre-charge generation logic while designing such a cell. Experimental results demonstrate the resistance against power analysis attacks of circuits developed using this approach, while outperforming other contemporary designs in terms of peak power variance, average power and average current. All results have been obtained using 65nm technology.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信