基于低功耗翻转电压从动器差分对的和级OTA的设计与实现

Km. Jyotsana, Amit Kumar
{"title":"基于低功耗翻转电压从动器差分对的和级OTA的设计与实现","authors":"Km. Jyotsana, Amit Kumar","doi":"10.1109/GCAT55367.2022.9971883","DOIUrl":null,"url":null,"abstract":"A bulk driven differential pair-based on OTAs with flipped, voltage flowers. Operational transconductance amplifiers (OTAs) for audio frequency applications are used in the signal stage. This article presents a simple and high performance conventional circuit for LP or LV efficient gates as well as a bulk-driven differential pair OTA (DPOTA) for applications of audio frequency. A composite transistor of the (FVFDP) flipped voltage follower differential pair is used to implement the summing stage, so it is capable of building the complete input as well as output dynamic range of (-VSS to VDD), which benefits the (FFV) bulk-driven OTAs of the inpu stage. Along with the design of the proposed OTAs is suitable for the operation of the CMOS transistor used to enhance the DC gain of the (FFV). OTAs, which is reduced the input referred to as noise (IRN) from $\\mathbf{0}.\\mathbf{449}\\boldsymbol{\\mu}\\mathbf{v}/\\mathbf{sqrt}$ (Hz) to 44.49nv/sqrt(Hz) at 100KHz. The transistor-level simulations performed using a 90nm CMOS process conform to the theoretical results of a cadence virtuoso environment. Simulated from a (0.7v to −0.7v) supply. These proposed conventional topology of the OTAs using an (SD) or source degenerative, resistor of 1k succeeds an open loop gain of 76.787 dB, it is seen the unity gain frequency (UGF) of 1.89 kHz and a phase margin of 78.07 companion capacitors is employed, gain bandwidth 14.04 kHz performed consumes at only 130.6nw of power.","PeriodicalId":133597,"journal":{"name":"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design and Implementation of Low Power Flipped Voltage Follower Differential Pair-based Summing Stage OTA\",\"authors\":\"Km. Jyotsana, Amit Kumar\",\"doi\":\"10.1109/GCAT55367.2022.9971883\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A bulk driven differential pair-based on OTAs with flipped, voltage flowers. Operational transconductance amplifiers (OTAs) for audio frequency applications are used in the signal stage. This article presents a simple and high performance conventional circuit for LP or LV efficient gates as well as a bulk-driven differential pair OTA (DPOTA) for applications of audio frequency. A composite transistor of the (FVFDP) flipped voltage follower differential pair is used to implement the summing stage, so it is capable of building the complete input as well as output dynamic range of (-VSS to VDD), which benefits the (FFV) bulk-driven OTAs of the inpu stage. Along with the design of the proposed OTAs is suitable for the operation of the CMOS transistor used to enhance the DC gain of the (FFV). OTAs, which is reduced the input referred to as noise (IRN) from $\\\\mathbf{0}.\\\\mathbf{449}\\\\boldsymbol{\\\\mu}\\\\mathbf{v}/\\\\mathbf{sqrt}$ (Hz) to 44.49nv/sqrt(Hz) at 100KHz. The transistor-level simulations performed using a 90nm CMOS process conform to the theoretical results of a cadence virtuoso environment. Simulated from a (0.7v to −0.7v) supply. These proposed conventional topology of the OTAs using an (SD) or source degenerative, resistor of 1k succeeds an open loop gain of 76.787 dB, it is seen the unity gain frequency (UGF) of 1.89 kHz and a phase margin of 78.07 companion capacitors is employed, gain bandwidth 14.04 kHz performed consumes at only 130.6nw of power.\",\"PeriodicalId\":133597,\"journal\":{\"name\":\"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)\",\"volume\":\"35 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GCAT55367.2022.9971883\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GCAT55367.2022.9971883","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

基于ota的大容量驱动差分对,具有翻转电压花。用于音频应用的操作跨导放大器(OTAs)用于信号级。本文介绍了一种简单、高性能的用于低电压或低电压有效门的传统电路,以及用于音频应用的批量驱动差分对OTA (DPOTA)。(FVFDP)翻转电压跟随器差分对的复合晶体管用于实现求和级,因此它能够建立完整的输入和输出动态范围(-VSS到VDD),这有利于(FFV)批量驱动的输入级OTAs。同时提出了适合CMOS晶体管工作的ota,用于提高(FFV)的直流增益。ota,它是从$\mathbf{0}中减少的称为噪声(IRN)的输入。\mathbf{449}\boldsymbol{\mu}\mathbf{v}/\mathbf{sqrt}$ (Hz)到44.49nv/sqrt(Hz)在100KHz。使用90nm CMOS工艺进行的晶体管级模拟符合cadence virtuoso环境的理论结果。模拟从(0.7v到−0.7v)电源。这些提出的ota的传统拓扑使用(SD)或源退化,1k电阻成功获得76.787 dB的开环增益,可以看到单位增益频率(UGF)为1.89 kHz,相位裕度为78.07伴随电容器,执行增益带宽14.04 kHz仅消耗130.6nw的功率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design and Implementation of Low Power Flipped Voltage Follower Differential Pair-based Summing Stage OTA
A bulk driven differential pair-based on OTAs with flipped, voltage flowers. Operational transconductance amplifiers (OTAs) for audio frequency applications are used in the signal stage. This article presents a simple and high performance conventional circuit for LP or LV efficient gates as well as a bulk-driven differential pair OTA (DPOTA) for applications of audio frequency. A composite transistor of the (FVFDP) flipped voltage follower differential pair is used to implement the summing stage, so it is capable of building the complete input as well as output dynamic range of (-VSS to VDD), which benefits the (FFV) bulk-driven OTAs of the inpu stage. Along with the design of the proposed OTAs is suitable for the operation of the CMOS transistor used to enhance the DC gain of the (FFV). OTAs, which is reduced the input referred to as noise (IRN) from $\mathbf{0}.\mathbf{449}\boldsymbol{\mu}\mathbf{v}/\mathbf{sqrt}$ (Hz) to 44.49nv/sqrt(Hz) at 100KHz. The transistor-level simulations performed using a 90nm CMOS process conform to the theoretical results of a cadence virtuoso environment. Simulated from a (0.7v to −0.7v) supply. These proposed conventional topology of the OTAs using an (SD) or source degenerative, resistor of 1k succeeds an open loop gain of 76.787 dB, it is seen the unity gain frequency (UGF) of 1.89 kHz and a phase margin of 78.07 companion capacitors is employed, gain bandwidth 14.04 kHz performed consumes at only 130.6nw of power.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信