VirtP4: P4虚拟化的架构

Mateus Saquetti, Guilherme Bueno, Weverton Cordeiro, J. Azambuja
{"title":"VirtP4: P4虚拟化的架构","authors":"Mateus Saquetti, Guilherme Bueno, Weverton Cordeiro, J. Azambuja","doi":"10.1109/IPDPSW.2019.00021","DOIUrl":null,"url":null,"abstract":"This paper presents VirtP4, an architecture for the virtualization of P4-based programmable forwarding planes. VirtP4 provides parallel execution of true independent virtual switch instances with assistance of traffic control and packet routing. The architecture is implemented in a NetFPGA-SUME board running two virtual switches, a L2 Switch and a Router. The area occupation data show the possibility of implementing up to 13 P4 instances in parallel. When compared to related works, performance results exhibit improvements up to 3 orders of magnitude for bandwidth and 2 orders of magnitude for latency.","PeriodicalId":292054,"journal":{"name":"2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","volume":"66 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"VirtP4: An Architecture for P4 Virtualization\",\"authors\":\"Mateus Saquetti, Guilherme Bueno, Weverton Cordeiro, J. Azambuja\",\"doi\":\"10.1109/IPDPSW.2019.00021\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents VirtP4, an architecture for the virtualization of P4-based programmable forwarding planes. VirtP4 provides parallel execution of true independent virtual switch instances with assistance of traffic control and packet routing. The architecture is implemented in a NetFPGA-SUME board running two virtual switches, a L2 Switch and a Router. The area occupation data show the possibility of implementing up to 13 P4 instances in parallel. When compared to related works, performance results exhibit improvements up to 3 orders of magnitude for bandwidth and 2 orders of magnitude for latency.\",\"PeriodicalId\":292054,\"journal\":{\"name\":\"2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)\",\"volume\":\"66 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-05-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPDPSW.2019.00021\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPDPSW.2019.00021","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

提出了一种基于p4的可编程转发平面虚拟化体系结构VirtP4。VirtP4在流量控制和包路由的帮助下,提供了真正独立的虚拟交换机实例的并行执行。该架构在一个NetFPGA-SUME板上实现,运行两个虚拟交换机,一个L2交换机和一个路由器。区域占用数据显示并行实现多达13个P4实例的可能性。与相关工作相比,性能结果显示带宽提高了3个数量级,延迟提高了2个数量级。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
VirtP4: An Architecture for P4 Virtualization
This paper presents VirtP4, an architecture for the virtualization of P4-based programmable forwarding planes. VirtP4 provides parallel execution of true independent virtual switch instances with assistance of traffic control and packet routing. The architecture is implemented in a NetFPGA-SUME board running two virtual switches, a L2 Switch and a Router. The area occupation data show the possibility of implementing up to 13 P4 instances in parallel. When compared to related works, performance results exhibit improvements up to 3 orders of magnitude for bandwidth and 2 orders of magnitude for latency.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信